









**DRV632** 

ZHCS030C - JANUARY 2011 - REVISED AUGUST 2019

# 具有可调节增益的 DRV632 DirectPath™ 2VRMS 音频线路驱动器

# 1 特性

- 立体声 DirectPath™音频线路驱动器
  - 在由 3.3V 电源供电时, 2Vrms 进入 10kΩ 负载
- 在 2Vrms 进入 10kΩ 负载时,低总谐波失真 (THD)+N < 0.01%</li>
- 高信噪比 (SNR), > 90dB
- 可支持 600Ω 输出负载
- 差分输入和单端输出
- 由外部增益设定电阻器实现的可调增益
- 低直流偏移, < 1mV
- 接地基准输出免除了对于隔直流电容器的需要
  - 减小电路板面积
  - 降低组件成本
  - 改善 THD+N 性能
  - 未出现因输出电容器所导致的低频响应性能下降
- 短路保护功能
- 瞬时杂音(喀哒声和噼啪声)抑制电路
- 外部欠压静音
- 用于实现无杂音音频打开/关闭控制的有源静音控制 功能
- 节省空间的薄型小外形尺寸 (TSSOP) 封装

#### 2 应用

- 机顶盒
- Blu-ray Disc™, DVD 播放器
- 液晶 (LCD) 和等离子 (PDP) 电视
- 迷你型/微型组合音响系统
- 声卡
- 笔记本电脑

# 3 说明

DRV632 是一款 2V<sub>RMS</sub> 无杂音立体声线路驱动器,此驱动器设计用于去除输出隔直流电容器,以减少组件数目及成本。对于那些将尺寸和成本作为关键设计参数的单电源电子产品,该器件是理想的选择。

DRV632 的设计运用了 TI 的 DirectPath™ 专利技术,能够在 3.3V 电源电压供电时驱动 2V<sub>RMS</sub> 进入一个 10kΩ 负载。此器件具有差分输入,并采用外部增益设置电阻器以支持 ±1V/V 至 ±10V/V 的增益范围,而且可为每个通道单独配置增益。线路输出具有 ±8kV IEC 静电放电 (ESD) 保护,因而只需要使用一个简单的电阻器-电容器 ESD 保护电路即可。DRV632 具有针对无杂音音频打开/关闭控制的内置有源静音控制功能。DRV632 具有一个外部欠压检测器,该欠压检测器在电源被移除时将输出静音,从而确保了无杂音的关断操作。

与产生 2V<sub>RMS</sub> 输出的传统方法相比,在音频产品中使用 DRV632 能够大幅度地减少组件数量。DRV632 既不需要采用一个高于 3.3V 的电源来产生其 5.6V<sub>pp</sub> 输出,也不需要一个分离轨电源。DRV632 内部集成了电荷泵以产生一个负电源轨,此负电源轨可提供一个良好的无杂音接地偏置 2V<sub>RMS</sub> 输出。


DRV632 采用 14 引脚 TSSOP 封装。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
DRV632	TSSOP (14)	5.00mm x 4.40mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

### 简化图表





$\rightarrow$	$\rightarrow$
$\blacksquare$	뀫
п	X

1	特性1		9.2 Functional Block Diagram	8
2	应用 1		9.3 Feature Description	9
3			9.4 Device Functional Modes	11
4	修订历史记录	10	Application and Implementation	12
5	Device Comparison Table		10.1 Application Information	12
6	Pin Configuration and Functions		10.2 Typical Application	12
7	Specifications4	11	Power Supply Recommendations	14
′	7.1 Absolute Maximum Ratings 4	12	Layout	15
	7.2 ESD Ratings		12.1 Layout Guidelines	15
	7.3 Recommended Operating Conditions		12.2 Layout Example	15
	7.4 Thermal Information	13	器件和文档支持	16
	7.5 Electrical Characteristics 5		13.1 器件支持	16
	7.6 Operating Characteristics		13.2 社区资源	16
	7.7 Typical Characteristics		13.3 商标	16
8	Parameter Measurement Information		13.4 静电放电警告	16
9	Detailed Description 8		13.5 Glossary	16
9	9.1 Overview	14	机械、封装和可订购信息	16

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

hanges from Revision B (August 2015) to Revision C	Page
Added link to DRV632EVM User's Guide	15
hanges from Revision A (June 2013) to Revision B	Page
已添加添加了引脚配置和功能部分、ESD额定值表、特性说明部分、器件功能模式、应用和实施部分、电源部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分	
Added Device Comparison table.	3
hanges from Original (January 2011) to Revision A	Page
Changed description of UVP in PIN FUNCTIONS table	4
Deleted min value for SNR and DNR in OPERATING CHARACTERISTICS table	6




# 5 Device Comparison Table

DEVICE	INPUT OFFSET (±μV)	OUTPUT VOLTAGE (TYP) (VRMS)	MINIMUM LOAD IMPEDANCE (Ω)
DRV632	1000	2.4	600
DRV612	1000	2.2	600
DRV604	500	2.1	1000 (line output) / 8 (headphone output)
DRV603	1000	2.05 (VSS = 3.3 V) / 3.01 (VDD = 5 V)	600
DRV602	5000	2.05 (VSS = 3.3 V) / 3.01 (VDD = 5 V)	600
DRV601	8000	2.1 (VSS = 3.3 V) / 2.7 (VDD = 4.5 V)	100
DRV600	8000	2.1 (VSS = 3.3 V) / 2.7 (VDD = 4.5 V)	100



# 6 Pin Configuration and Functions



### **Pin Functions**

	PIN	T(D=(1)	DECODIONION
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION
CN	7	I/O	Charge-pump flying capacitor negative connection
СР	8	I/O	Charge-pump flying capacitor positive connection
GND	4, 10	Р	Ground
-INL	13	I	Left-channel OPAMP negative input
+INL	14	1	Left-channel OPAMP positive input
-INR	2	1	Right-channel OPAMP negative input
+INR	1	ı	Right-channel OPAMP positive input
Mute	5	ı	Mute, active-low
OUTL	12	0	Left-channel OPAMP output
OUTR	3	0	Right-channel OPAMP output
UVP	11	1	Undervoltage protection, internal pullup; unconnected if UVP function is unused.
VDD	9	Р	Positive supply
VSS	6	Р	Supply voltage

<sup>(1)</sup> I = input, O = output, P = power

# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (1)

		MIN	MAX	UNIT
	Supply voltage, VDD to GND	-0.3	4	V
$V_{I}$	Input voltage	$V_{SS} - 0.3$	VDD + 0.3	V
$R_{L}$	Minimum load impedance – line outputs – OUTL, OUTR		600	Ω
	Mute to GND, UVP to GND	-0.3	VDD + 0.3	٧
$T_{J}$	Maximum operating junction temperature	-40	150	ô
T <sub>stg</sub>	Storage temperature	-40	150	ů

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



## 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±4000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
VDD	Supply voltage	DC supply voltage	3	3.3	3.6	V
$R_{L}$	Load impedance		0.6	10		kΩ
$V_{IL}$	Low-level input voltage	Mute		40		% of VDD
$V_{IH}$	High-level input voltage	Mute		60		% of VDD
T <sub>A</sub>	Operating free-air temperature		-40	25	85	°C

## 7.4 Thermal Information

		DRV632	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	130	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	49	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	62	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 7.5 Electrical Characteristics

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Output offset voltage	VDD = 3.3 V		0.5	1	mV
PSRR	Power-supply rejection ratio			80		dB
$V_{OH}$	High-level output voltage	VDD = 3.3 V	3.1			V
V <sub>OL</sub>	Low-level output voltage	VDD = 3.3 V			-3.0 5	V
V <sub>UVP_EX</sub>	External UVP detect voltage			1.25		V
V <sub>UVP_EX_HYSTERESIS</sub>	External UVP detect hysteresis current			5		μΑ
$f_{CP}$	Charge pump switching frequency		200	300	400	kHz
I <sub>IH</sub>	High-level input current, Mute	VDD = 3.3 V, V <sub>IH</sub> = VDD			1	μΑ
I <sub>IL</sub>	Low-level input current, Mute	VDD = 3.3 V, V <sub>IL</sub> = 0 V			1	μΑ
		VDD = 3.3 V, no load, Mute = VDD	5	14	25	
I <sub>DD</sub>	Supply current	VDD = 3.3 V, no load, Mute = GND, disabled		14		mA



# 7.6 Operating Characteristics

 $VDD = 3.3 \text{ V}, \text{ R}_{DL} = 10 \text{ k}\Omega, \text{ R}_{FB} = 30 \text{ k}\Omega, \text{ R}_{IN} = 15 \text{ k}\Omega, \text{ T}_{A} = 25 ^{\circ}\text{C}, \text{ Charge pump: } C_{P} = 1 \text{ }\mu\text{F} \text{ (unless otherwise noted)}$ 


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Output voltage, outputs in phase	THD+N = 1%, VDD = 3.3 V, f = 1 kHz, $R_L$ = 10 k $\Omega$	2	2.4		$V_{rms}$
THD+N	Total harmonic distortion plus noise	$V_O = 2 V_{RMS}$ , $f = 1 kHz$		0.002%		
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted		105		dB
DNR	Dynamic range	A-weighted		105		dB
V <sub>N</sub>	Noise voltage	A-weighted		11		μV
Z <sub>O</sub>	Output Impedance when muted	Mute = GND		110		mΩ
	Input-to-output attenuation when muted	Mute = GND		80		dB
	Crosstalk—L to R, R to L	V <sub>O</sub> = 1 V <sub>rms</sub>		-110		dB
I <sub>LIMIT</sub>	Current limit			25		mA

<sup>(1)</sup> SNR is calculated relative to 2-Vrms output.



# 7.7 Typical Characteristics

 $VDD = 3.3 \text{ V} \text{ , } T_A = 25 ^{\circ}\text{C}, \text{ } C_{(PUMP)} = C_{(VSS)} = 1 \text{ } \mu\text{F} \text{ , } C_{IN} = 2.2 \text{ } \mu\text{F}, \text{ } R_{IN} = 15 \text{ } k\Omega, \text{ } R_{fb} = 30 \text{ } k\Omega, \text{ } R_{OUT} = 32 \text{ } \Omega, \text{ } C_{OUT} = 1 \text{ } n\text{F} \text{ (unless otherwise noted)}$ 



## 8 Parameter Measurement Information

All parameters are measured according to the conditions described in Specifications.




# 9 Detailed Description

#### 9.1 Overview

Combining the TI's patented DirectPath technology with the built-in click and pop reduction circuit, the DRV632 is a 2-VRMS pop-free stereo line driver designed to avoid the use of the output DC-blocking capacitors, resulting in reduced component count and cost. The DRV632 is capable of driving 2-VRMS into a line load of 600  $\Omega$  to 10  $k\Omega$  with a 3.3-V supply voltage. The use of charge-pump flying, PVSS, and decoupling capacitors ensure the performance of the amplifier. The device has two channels with differential inputs that require DC input-blocking capacitors to block the DC portion of the audio source. These allow the DRV632 inputs to be properly biased to provide maximum performance. The DRV632 allows external gain-setting resistors to support a gain range of  $\pm 1$  V/V to  $\pm 10$  V/V. The gain can be configured individually for each channel. Additionally, both channels can be used as a second-order filter when the removal of out-of-band noise is required. The DRV632 has a built-in active-mute control for pop-free audio on/off, and avoids the click and pop generation by using external undervoltage detection. The device does not generate a pop or click when the power supply is removed or placed.

## 9.2 Functional Block Diagram





### 9.3 Feature Description

### 9.3.1 Line Driver Amplifiers

Single-supply line-driver amplifiers typically require dc-blocking capacitors. The top drawing in Figure 6 illustrates the conventional line-driver amplifier connection to the load and output signal. DC blocking capacitors are often large in value. The line load (typical resistive values of  $600~\Omega$  to  $10~\text{k}\Omega$ ) combines with the dc blocking capacitors to form a high-pass filter. Equation 1 shows the relationship between the load impedance (R<sub>L</sub>), the capacitor (C<sub>O</sub>), and the cutoff frequency (f<sub>C</sub>).

$$f_{c} = \frac{1}{2\pi R_{L} C_{O}} \tag{1}$$

Co can be determined using Equation 2, where the load impedance and the cutoff frequency are known.

$$C_{O} = \frac{1}{2\pi R_{L} f_{c}} \tag{2}$$

If  $f_C$  is low, the capacitor must then have a large value because the load resistance is small. Large capacitance values require large package sizes. Large package sizes consume PCB area, stand high above the PCB, increase cost of assembly, and can reduce the fidelity of the audio output signal.




Figure 6. Conventional and DirectPath Line Drivers

The DirectPath amplifier architecture operates from a single supply but makes use of an internal charge pump to provide a negative voltage rail. Combining the user-provided positive rail and the negative rail generated by the IC, the device operates in what is effectively a split-supply mode. The output voltages are now centered at zero volts with the capability to swing to the positive rail or negative rail. Combining this with the built-in click and pop reduction circuit, the DirectPath amplifier requires no output dc blocking capacitors. The bottom block diagram and waveform of Figure 6 illustrate the ground-referenced line-driver architecture. This is the architecture of the DRV632.

#### 9.3.2 Charge-Pump Flying Capacitor and PVSS Capacitor

The charge-pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The PVSS capacitor must be at least equal to the charge-pump capacitor in order to allow maximum charge transfer. Low-ESR capacitors are an ideal selection, and a value of 1  $\mu$ F is typical. Capacitor values that are smaller than 1  $\mu$ F can be used, but the maximum output voltage may be reduced and the device may not operate to specifications. If the DRV632 is used in highly noise-sensitive circuits, TI recommends adding a small LC filter on the VDD connection.



### **Feature Description (continued)**

#### 9.3.3 Decoupling Capacitors

The DRV632 is a DirectPath line-driver amplifier that requires adequate power supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good, low equivalent-series-resistance (ESR) ceramic capacitor, typically 1  $\mu$ F, placed as close as possible to the device VDD lead works best. Placing this decoupling capacitor close to the DRV632 is important for the performance of the amplifier. For filtering lower-frequency noise signals, a 10- $\mu$ F or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

#### 9.3.4 Gain-Setting Resistor Ranges

The gain-setting resistors,  $R_{IN}$  and  $R_{fb}$ , must be chosen so that noise, stability, and input capacitor size of the DRV632 are kept within acceptable limits. Voltage gain is defined as  $R_{fb}$  divided by  $R_{IN}$ .

Selecting values that are too low demands a large input ac-coupling capacitor,  $C_{IN}$ . Selecting values that are too high increases the noise of the amplifier. Table 1 lists the recommended resistor values for different inverting-input gain settings.

GAIN	INPUT RESISTOR VALUE, R <sub>IN</sub>	FEEDBACK RESISTOR VALUE, R <sub>fb</sub>			
-1 V/V	10 kΩ	10 kΩ			
-1.5 V/V	8.2 kΩ	12 kΩ			
-2 V/V	15 kΩ	30 kΩ			
-10 V/V	4.7 kΩ	47 kΩ			

**Table 1. Recommended Resistor Values** 

#### 9.3.5 Input-Blocking Capacitors

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DRV632. These capacitors block the dc portion of the audio source and allow the DRV632 inputs to be properly biased to provide maximum performance.

These capacitors form a high-pass filter with the input resistor,  $R_{IN}$ . The cutoff frequency is calculated using Equation 3. For this calculation, the capacitance used is the input-blocking capacitor, and the resistance is the input resistor chosen from Table 1; then the frequency and/or capacitance can be determined when one of the two values is given.

It is recommended to use electrolytic capacitors or high-voltage-rated capacitors as input blocking capacitors to ensure minimal variation in capacitance with input voltages. Such variation in capacitance with input voltages is commonly seen in ceramic capacitors and can increase low-frequency audio distortion.

$$f_{cIN} = \frac{1}{2\pi R_{IN} C_{IN}}$$
 or  $C_{IN} = \frac{1}{2\pi f_{cIN} R_{IN}}$  (3)

### 9.3.6 DRV632 UVP Operation

The shutdown threshold at the UVP pin is 1.25 V. The customer must use a resistor divider to obtain the shutdown threshold and hysteresis desired for a particular application. The customer-selected thresholds can be determined as follows:

### 9.3.7 External Undervoltage Detection

External undervoltage detection can be used to mute/shut down the DRV632 before an input device can generate a pop.

The shutdown threshold at the UVP pin is 1.25 V. The user selects a resistor divider to obtain the shutdown threshold and hysteresis for the specific application. The thresholds can be determined as follows:

$$V_{UVP} = (1.25 - 6 \mu A \times R3) \times (R1 + R2) / R2$$
  
Hysteresis = 5  $\mu A \times R3 \times (R1 + R2) / R2$ 

For example, to obtain  $V_{UVP} = 3.8 \text{ V}$  and 1-V hysteresis, use R1 = 3 k $\Omega$ , R2 = 1 k $\Omega$ , and R3 = 50 k $\Omega$ .






Figure 7. UVP Resistor Divider

#### 9.4 Device Functional Modes

# 9.4.1 Using the DRV632 as a Second-Order Filter

Several audio DACs used today require an external low-pass filter to remove out-of-band noise. This is possible with the DRV632, as it can be used like a standard operational amplifier. Several filter topologies can be implemented, both single-ended and differential. In Figure 8, multi-feedback (MFB) with differential input and single-ended input are shown.

An ac-coupling capacitor to remove dc content from the source is shown; it serves to block any dc content from the source and lowers the dc gain to 1, helping to reduce the output dc offset to a minimum.

To calculate the component values, use the TI WEBENCH® Filter Designer (www.ti.com/filterdesigner).




Figure 8. Second-Order Active Low-Pass Filter

The resistor values should have a low value for obtaining low noise, but should also have a high enough value to get a small-size ac-coupling capacitor. With the proposed values of R1 = 15 k $\Omega$ , R2 = 30 k $\Omega$ , and R3 = 43 k $\Omega$ , a dynamic range (DYR) of 106 dB can be achieved with a 1- $\mu$ F input ac-coupling capacitor.

#### 9.4.2 Mute Mode

The DRV632 can be muted using the low-active Mute pin (pin 5). The click-and-pop suppression capacity ensures that when the mute mode is used, it does not generate an additional click or pop.



# 10 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 10.1 Application Information

This typical connection diagram highlights the required external components and system-level connections for proper operation of the device. This configuration can be realized using the Evaluation Module (EVM) of the device. This flexible module allows full evaluation of the device in all available modes of operation. Also see the DRV632 product page for information on ordering the EVM.

# 10.2 Typical Application



R1 = 15 k $\Omega$ , R2 = 30 k $\Omega$ , R3 = 43 k $\Omega$ , C1 = 47 pF, C2 = 180 pF Differential-input, single-ended output, second-order filter

Figure 9. Typical Application Schematic



### **Typical Application (continued)**

#### 10.2.1 Design Requirements

In this design example, use the parameters listed in Table 2.

**Table 2. Design Parameters** 

KEY PARAMETERS	VALUE
Supply Voltage	3.3 V
Supply Current	0.10 A
Load Impedance	600 $\Omega$ (minimum)

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Charge-Pump Flying, PVSS and Decoupling Capacitors

To transfer charge during the generation of the negative supply voltage, an 1-µF low equivalent-series-resistance (ESR) charge-pump flying capacitor is used for this design. Similar 1-µF capacitors are placed in VSS, and as close as possible to VDD. See *Charge-Pump Flying Capacitor and PVSS Capacitor* and *Decoupling Capacitors* for details.


#### 10.2.2.2 Second-Order Active Low-Pass Filters

With the help of the TI WEBENCH Filter Designer (www.ti.com/filterdesigner), the values of R1 = 15 k $\Omega$ , R2 = 30 k $\Omega$ , R3 = 43 k $\Omega$ , C1 = 47 pF, and C2 = 180 pF are proposed to design a second-order low-pass filter with a differential-input and a single-ended output. See *Using the DRV632 as a Second-Order Filter* for details.

#### 10.2.2.3 UVP Resistor Divider

R11 and R12 are placed to design a resistor divider. The shutdown threshold at the UVP pin is 1.25 V. See *External Undervoltage Detection* for details.

#### 10.2.3 Application Curves







Figure 11. Total Harmonic Distortion and Noise vs Output Voltage





## 11 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3 V and 3.6 V. This input supply must be well-regulated. If the input supply is located more than a few inches from the DRV632 device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of  $47~\mu F$  is a typical choice.

Placing a decoupling capacitor close to the DRV632 improves the performance of the line-driver amplifier. An low equivalent-series-resistance (ESR) ceramic capacitor with a value of 1  $\mu$ F is a typical choice.

If the DRV632 is used in highly noise-sensitive circuits, TI recommends adding a small LC filter on the VDD connection.



## 12 Layout

# 12.1 Layout Guidelines

### 12.1.1 Gain-Setting Resistors

The gain-setting resistors,  $R_{IN}$  and  $R_{fb}$ , must be placed close to pins 13 and 17, respectively, to minimize capacitive loading on these input pins and to ensure maximum stability of the DRV632. For the recommended PCB layout, see the DRV632EVM User's Guide.

# 12.2 Layout Example




Figure 15. DRV632 Layout Example



### 13 器件和文档支持

#### 13.1 器件支持

#### 13.1.1 开发支持

如需 DRV632EVM 和 Gerber 文件, 请转到 www.ti.com.cn/tool/cn/DRV632EVM。

#### 13.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 13.3 商标

DirectPath, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc Association. All other trademarks are the property of their respective owners.

### 13.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	MSL rating/ Op temp (°C) Peak reflow	
	(1)	(2)			(3)	Ball material			(6)
						(4)	(5)		
DRV632PW	Active	Production	TSSOP (PW)   14	90   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV632
DRV632PW.A	Active	Production	TSSOP (PW)   14	90   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV632
DRV632PWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV632
DRV632PWR.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV632

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV632PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 23-May-2025




### \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	DRV632PWR	TSSOP	PW	14	2000	350.0	350.0	43.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DRV632PW	PW	TSSOP	14	90	530	10.2	3600	3.5
DRV632PW.A	PW	TSSOP	14	90	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月