

## ULN2803C 达林顿晶体管阵列

## 1 特性

- 500mA 额定集电极电流（单输出）
- 高电压输出：50V
- 输出钳位二极管
- 可兼容各类逻辑的输入

## 2 应用

- 工厂自动化和控制
- 楼宇自动化
- 电器
- IP 网络摄像头
- HVAC 阀门和执行器控制
- 继电器、螺线管和灯驱动
- 步进电机驱动

## 3 说明

ULN2803C 器件是一款 50V、500mA 达林顿晶体管阵列。该器件由八个 NPN 达林顿对组成，这些达林顿对具有高电压输出，带有用于开关电感负载的共阴极钳位二极管。每个达林顿对的集电极电流额定值为 500mA。将达林顿对并联可以提供更高的电流。

应用包括继电器驱动器、电锤驱动器、灯驱动器、显示驱动器（LED 和气体放电）、线路驱动器和逻辑缓冲器。ULN2803C 器件的每个达林顿对都具有一个  $2.7k\Omega$  的串联基极电阻，可直接与 TTL 或 5V CMOS 器件配合使用。


## 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
ULN2803CDW	DW (SOIC, 20)	12.80mm × 10.3mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

(2) 封装尺寸（长 × 宽）为标称值，并包括引脚（如适用）。

## Logic Diagram



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	7.3 Feature Description.....	<b>9</b>
<b>2 应用</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>9</b>
<b>3 说明</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>10</b>
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	8.1 Application Information.....	<b>10</b>
<b>5 Specifications</b> .....	<b>4</b>	8.2 Typical Application.....	<b>10</b>
5.1 Absolute Maximum Ratings.....	<b>4</b>	8.3 Power Supply Recommendations.....	<b>12</b>
5.2 ESD Ratings.....	<b>4</b>	8.4 Layout.....	<b>12</b>
5.3 Recommended Operating Conditions.....	<b>4</b>	<b>9 Device and Documentation Support</b> .....	<b>14</b>
5.4 Thermal Information.....	<b>4</b>	9.1 接收文档更新通知.....	<b>14</b>
5.5 Electrical Characteristics.....	<b>5</b>	9.2 支持资源.....	<b>14</b>
5.6 Switching Characteristics.....	<b>5</b>	9.3 Trademarks.....	<b>14</b>
5.7 Typical Characteristics.....	<b>5</b>	9.4 静电放电警告.....	<b>14</b>
<b>6 Parameter Measurement Information</b> .....	<b>6</b>	9.5 术语表.....	<b>14</b>
<b>7 Detailed Description</b> .....	<b>9</b>	<b>10 Revision History</b> .....	<b>14</b>
7.1 Overview.....	<b>9</b>	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	<b>14</b>
7.2 Functional Block Diagram.....	<b>9</b>		

## 4 Pin Configuration and Functions




图 4-1. DW Package, 20-Pin SOIC (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
1B	1	I	Channel 1 through 8 Darlington base input.
2B	2		
3B	3		
4B	4		
5B	5		
6B	6		
7B	7		
8B	8		
1C	20	O	Channel 1 through 8 Darlington collector output.
2C	19		
3C	18		
4C	17		
5C	16		
6C	15		
7C	14		
8C	13		
GND	9	—	Common emitter shared by all channels (typically tied to ground).
COM	12	I/O	Common cathode node for flyback diodes (required for inductive loads).
NC	10, 11	—	No connect pin.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{CC}$	Collector-emitter voltage		50	V
$V_I$	Input voltage		30	V
$I_C$	Peak collector current		500	mA
$I_{OK}$	Output clamp current		500	mA
$I_{MAX}$	Total substrate-terminal current		-2.5	A
$T_J$	Junction temperature	-65	150	°C
$T_{STG}$	Storage temperature	- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less is possible with the necessary precautions. Pins listed may actually have higher performance.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
$V_{CE}$	Collector-emitter voltage	0		50	V
$T_J$	Junction temperature	- 40		85	°C

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		ULN2803A	UNIT
		DW (SOIC)	
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	75.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	43.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	48.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	16.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	47.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.5 Electrical Characteristics

Typical Values are at 25°C

PARAMETER		TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
<b>Datasheet Specs</b>							
V <sub>I(ON)</sub>	ON-state input voltage	V <sub>CE</sub> = 2V, I <sub>C</sub> = 200mA	25°C		2.4		V
		V <sub>CE</sub> = 2V, I <sub>C</sub> = 250mA	25°C		2.7		V
		V <sub>CE</sub> = 2V, I <sub>C</sub> = 300mA	25°C		3		V
V <sub>CE(SAT)</sub>	Collector-emitter saturation voltage	I <sub>I</sub> = 250uA, I <sub>C</sub> = 100mA	25°C		0.9	1.1	V
		I <sub>I</sub> = 350uA, I <sub>C</sub> = 200mA	25°C		1	1.3	V
		I <sub>I</sub> = 500uA, I <sub>C</sub> = 350mA	25°C		1.2	1.6	V
I <sub>CEX</sub>	Collector cutoff current	V <sub>CE</sub> = 50V, I <sub>I</sub> = 0A	25°C			50	uA
V <sub>F</sub>	Clamp forward voltage	I <sub>F</sub> = 350mA	25°C		1.3	2	V
I <sub>I(OFF)</sub>	OFF-state input current	V <sub>CE</sub> = 50V, I <sub>C</sub> = 500uA	70°C	50	65		uA
I <sub>I</sub>	Input current	V <sub>I</sub> = 3.85V	25°C		0.93	1.35	mA
I <sub>R</sub>	Clamp reverse current	V <sub>R</sub> = 50V	25°C			50	uA
C <sub>I</sub>	Input capacitance	V <sub>I</sub> = 0V, f = 1MHz	25°C		15	25	pF

## 5.6 Switching Characteristics

Unless otherwise noted, the typical characteristics in the following table applies at 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	V <sub>S</sub> = 50 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 163 Ω		130		ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	V <sub>S</sub> = 50 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 163 Ω		20		ns
V <sub>OH</sub>	High-level output voltage after switching	V <sub>S</sub> = 50 V, I <sub>O</sub> = 300 mA	V <sub>S</sub> - 20			mV

## 5.7 Typical Characteristics




图 5-1. Collector-Emitter Saturation Voltage vs Collector Current (One Darlington)












图 5-2. Collector-Emitter Saturation Voltage vs Total Collector Current (Two Darlington in Parallel)


## 6 Parameter Measurement Information

图 6-1.  $I_{CEX}$  Test Circuit图 6-2.  $I_{I(off)}$  Test Circuit图 6-3.  $I_{I(on)}$  Test Circuit图 6-4.  $V_{I(on)}$  Test Circuit图 6-5.  $h_{FE}$ ,  $V_{CE(sat)}$  Test Circuit图 6-6.  $I_R$  Test Circuit图 6-7.  $V_F$  Test Circuit



- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_O = 50 \Omega$ .
- B.  $C_L$  includes probe and jig capacitance.
- C.  $V_{IH} = 3 \text{ V}$ .

图 6-8. Propagation Delay Times



- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_O = 50 \Omega$ .
- B.  $C_L$  includes probe and jig capacitance.
- C.  $V_{IH} = 3$  V.

图 6-9. Latch-Up Test




## 7 Detailed Description

### 7.1 Overview

This standard device has proven ubiquity and versatility across a wide range of applications. This feature is due to its integration of eight Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range capability.

The ULN2803C is comprised of eight high voltage, high current NPN Darlington transistor pairs. All units feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads. The ULN2803C has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5 V or 3.3 V. The ULN2803C offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output can be accommodated by paralleling the outputs.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

Each channel of ULN2803C consists of Darlington connected NPN transistors. This connection creates the effect of a single transistor with a very-high current gain. The very high  $\beta$  allows for high output current drive with a very-low input current, essentially equating to operation with low GPIO voltages.

The GPIO voltage is converted to base current through the 2.7-k $\Omega$  resistor connected between the input and base of the predriver Darlington NPN.

The diodes connected between the output and COM pin are used to suppress the kickback voltage from an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply through the kickback diode.

In normal operation, the diodes on base and collector pins to emitter are reverse biased. If these diodes are forward biased, internal parasitic NPN transistors draw (a nearly equal) current from other (nearby) device pins.

### 7.4 Device Functional Modes

#### 7.4.1 Inductive Load Drive

When the COM pin is tied to the coil supply voltage, ULN2803C can drive inductive loads and suppress the kickback voltage through the internal free wheeling diodes.

#### 7.4.2 Resistive Load Drive

When driving resistive loads, COM can be left unconnected or connected to the load voltage supply. If multiple supplies are used, connect to the highest voltage supply.

## 8 Application and Implementation


### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

ULN2803C is typically used to drive a high-voltage or current peripherals from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of ULN2803C, driving inductive loads. This includes motors, solenoids, and relays. Each load type can be modeled by what is seen in 图 8-1.

### 8.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

图 8-1. ULN2803C as Inductive Load Driver

## 8.2.1 Design Requirements

For this design example, use the parameters listed in [表 8-1](#) as the input parameters.

**表 8-1. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
GPIO voltage	3.3 or 5 V
Coil supply voltage	12 to 50 V
Number of channels	8
Output current ( $R_{COIL}$ )	20 to 300 mA per channel
Duty cycle	100%

## 8.2.2 Detailed Design Procedure

When using ULN2803C in a coil driving application, determine the following:

- Input voltage range
- Temperature range
- Output and drive current
- Power dissipation

### 8.2.2.1 Drive Current

The coil current is determined by the coil voltage ( $V_{SUP}$ ), coil resistance, and output low voltage ( $V_{OL}$  or  $V_{CE(SAT)}$ ).

$$I_{COIL} = (V_{SUP} - V_{CE(SAT)}) / R_{COIL} \quad (1)$$

### 8.2.2.2 Output Low Voltage

The output low voltage ( $V_{OL}$ ) is equivalent to  $V_{CE(SAT)}$  and can be determined by [图 5-1](#), [图 5-2](#), or using [节 5.5](#).

### 8.2.2.3 Power Dissipation and Temperature

The number of coils driven is dependent on the coil current and on-chip power dissipation. To determine the number of coils possible, use [方程式 2](#) to calculate ULN2803C on-chip power dissipation  $P_D$ .

$$P_D = \sum_{i=1}^N V_{OLi} \times I_{Li} \quad (2)$$

where

- $N$  is the number of channels active together.
- $V_{OLi}$  is the  $OUT_i$  pin voltage for the load current  $I_{Li}$ . This is the same as  $V_{CE(SAT)}$ .

To ensure the reliability of ULN2803C and the system, the on-chip power dissipation must be lower than or equal to the maximum allowable power dissipation ( $P_D$ ) dictated by [方程式 3](#).

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_A)}{\theta_{JA}} \quad (3)$$

where

- $T_{J(MAX)}$  is the target maximum junction temperature.
- $T_A$  is the operating ambient temperature.
- $\theta_{JA}$  is the package junction to ambient thermal resistance.

TI recommends to limit the ULN2803C IC die junction temperature to  $< 125^{\circ}\text{C}$ . The IC junction temperature is directly proportional to the on-chip power dissipation.

### 8.2.3 Application Curves

The following curves are generated with ULN2803C driving an OMRON G5NB relay –  $V_{\text{in}} = 5.0\text{ V}$ ;  $V_{\text{sup}} = 12\text{ V}$  and  $R_{\text{COIL}} = 2.8\text{ k}\Omega$ .




图 8-2. Output Response with Activation of Coil (Turn-On)




图 8-3. Output Response with De-activation of Coil (Turn Off)

## 8.3 Power Supply Recommendations

This device does not need a power supply; however, the COM pin is typically tied to the system power supply. With this case, make sure that the output voltage does not heavily exceed the COM pin voltage. This action can heavily forward bias the flyback diodes and cause a large current to flow into COM, potentially damaging the on-chip metal or overheating the part.

## 8.4 Layout

### 8.4.1 Layout Guidelines

Thin traces can be used on the input due to the low current logic that is typically used to drive ULN2803C. Take care to separate the input channels as much as possible, as to eliminate crosstalk. TI recommends thick traces for the output to drive high currents as desired. Wire thickness can be determined by the trace material current density and desired drive current.

Because all of the channels currents return to a common emitter, size that trace width to be very wide. Some applications require up to 2.5 A.

## 8.4.2 Layout Example




图 8-4. ULN2803C Layout Example

## 9 Device and Documentation Support

### 9.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 9.2 支持资源

**TI E2E™ 中文支持论坛** 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 9.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 9.5 术语表

**TI 术语表** 本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (August 2022) to Revision A (March 2024)	Page
• Updated thermal parameters in the <i>Thermal Information</i> section.....	4
• Changed typical specification for $V_F$ , Clamp forward voltage from 1.7V : to 1.3V in the <i>Electrical Characteristics</i> section.....	4
• Updated graphs in the <i>Typical Characteristics</i> section.....	4

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ULN2803CDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ULN2803C	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ULN2803CDWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1





## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ULN2803CDWR	SOIC	DW	20	2000	356.0	356.0	41.0



4220724/A 05/2016

## NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT



DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024，德州仪器 (TI) 公司