

TXE81XX-Q1 Automotive 16-Bit and 24-Bit SPI Bus I/O Expander with Interrupt Output, Reset Input, and I/O Configuration Registers

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: -40°C to $+125^{\circ}\text{C}$, T_A
- [Functional safety-capable](#)
 - [Documentation available to aid in functional safety system design](#)
- Operating supply voltage range of 1.65V to 5.5V
- Low standby current consumption of 2.3 μA typical
- SPI SCLK Frequency
 - 10MHz from 3.3V to 5.5V
 - 5MHz from 1.65V to 5.5V
- Active-low reset input ($\overline{\text{RESET}}$)
- 5V tolerant input and output ports
- Built-in fail-safe I/O feature
- Open-drain active-low interrupt output ($\overline{\text{INT}}$)
- Individual I/O control and the glitch filter supported on all inputs of the GPIOs
- SPI daisy-chain supported
- I/O reading burst mode supported
- I/O polarity inversion supported
- Bus-hold feature to maintain the last I/O state
- Latched outputs with high-current drive capability for directly driving LEDs
- Latch-up performance exceeds 100mA per AEC Q100-004
- ESD protection exceeds AEC - Q100 requirements
 - 2000V Human-body model (AEC - Q100-002)
 - 1000V Charged-device model (AEC - Q100-011)

2 Applications

- [Automotive infotainment and cluster](#)
- [Body electronics and lighting](#)
- [Hybrid, electric and powertrain systems](#)
- Products with GPIO-limited processors

3 Description

The TXE81XX-Q1 devices provide general purpose parallel input/output (I/O) expansion for the four wire Serial Peripheral Interface (SPI) protocol and is designed for 1.65V to 5.5V V_{CC} operation.


The device supports 10MHz from 3.3V to 5.5V and 5MHz from 1.65V to 5.5V. I/O expanders, such as the TXE81XX-Q1, provide a simple solution when additional I/Os are needed for switches, sensors, push-buttons, LEDs, and fans.

The TXE81XX-Q1 devices have I/O ports, which include additional features designed to enhance the I/O performance in terms of speed, power consumption, and flexibility. The additional features are: enable/disable pull-up and pull-down resistors, latching inputs, maskable interrupt, interrupt status register, programmable open-drain or push-pull outputs, and a fail-safe register mode which is enabled by the $\overline{\text{FAIL-SAFE}}$ pin.

Package Information

PART NUMBER ⁽¹⁾	PACKAGE ⁽²⁾	PACKAGE SIZE ⁽³⁾
TXE8124-Q1	(VSSOP, 32)	8mm × 5mm
	(VQFN, 32)	5mm × 5mm
TXE8116-Q1	(VSSOP, 24)	6mm × 5mm
	(VQFN, 24)	4mm × 4mm

- (1) TXE8124-Q1 supports I/O PORT 0, 1 and 2, TXE8116-Q1 supports I/O PORT 0 and 1.
- (2) For more information, see [Section 11](#).
- (3) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



Table of Contents

1 Features	1	7.3 Feature Description.....	16
2 Applications	1	7.4 Device Functional Modes.....	23
3 Description	1	7.5 Programming.....	23
4 Pin Configuration and Functions	3	7.6 Register Maps.....	24
5 Specifications	5	8 Application and Implementation	32
5.1 Absolute Maximum Ratings.....	5	8.1 Application Information.....	32
5.2 ESD Ratings.....	5	8.2 Power Supply Recommendations.....	32
5.3 Recommended Operating Conditions.....	5	8.3 Layout.....	34
5.4 Thermal Information.....	6	9 Device and Documentation Support	35
5.5 Electrical Characteristics.....	7	9.1 Receiving Notification of Documentation Updates... 35	
5.6 Timing Requirements.....	9	9.2 Support Resources.....	35
5.7 SPI Bus Timing Requirements.....	10	9.3 Trademarks.....	35
5.8 Switching Characteristics.....	10	9.4 Electrostatic Discharge Caution.....	35
6 Parameter Measurement Information	11	9.5 Glossary.....	35
7 Detailed Description	15	10 Revision History	35
7.1 Overview.....	15	11 Mechanical, Packaging, and Orderable Information	35
7.2 Functional Block Diagrams.....	15		

4 Pin Configuration and Functions




Figure 4-1. TXE8124-Q1 DGS (VSSOP) Package, 32-Pin (Top View)




Figure 4-2. TXE8116-Q1 DGS (VSSOP) Package, 24-Pin (Top View)




Figure 4-3. TXE8124-Q1 RHB (VQFN) Package, 32-Pin (Top View)




Figure 4-4. TXE8116-Q1 RGE (VQFN) Package, 24-Pin (Top View)

Table 4-1. Pin Functions

NAME	PIN				TYPE ⁽¹⁾	DESCRIPTION
	TXE8124-Q1 VSSOP3 2	TXE8116-Q1 VSSOP2 4	TXE8124-Q1 RHB32	TXE8116-Q1 RGE24		
P2.0	12	-	1	-	I/O	P-port input/output. At power on, Port 2 - IO #0 is configured as an input
P2.1	13	-	2	-	I/O	P-port input/output. At power on, Port 2 - IO #1 is configured as an input
P2.2	14	-	3	-	I/O	P-port input/output. At power on, Port 2 - IO #2 is configured as an input
P2.3	15	-	4	-	I/O	P-port input/output. At power on, Port 2 - IO #3 is configured as an input
P2.4	16	-	5	-	I/O	P-port input/output. At power on, Port 2 - IO #4 is configured as an input
P2.5	17	-	6	-	I/O	P-port input/output. At power on, Port 2 - IO #5 is configured as an input
P2.6	18	-	7	-	I/O	P-port input/output. At power on, Port 2 - IO #6 is configured as an input
P2.7	19	-	8	-	I/O	P-port input/output. At power on, Port 2 - IO #7 is configured as an input
P1.7	20	13	9	5	I/O	P-port input/output. At power on, Port 1 - IO #7 is configured as an input
P1.6	21	14	10	6	I/O	P-port input/output. At power on, Port 1 - IO #6 is configured as an input
P1.5	22	15	11	7	I/O	P-port input/output. At power on, Port 1 - IO #5 is configured as an input
P1.4	23	16	12	8	I/O	P-port input/output. At power on, Port 1 - IO #4 is configured as an input
P1.3	24	17	13	9	I/O	P-port input/output. At power on, Port 1 - IO #3 is configured as an input
P1.2	25	18	14	10	I/O	P-port input/output. At power on, Port 1 - IO #2 is configured as an input
P1.1	26	19	15	11	I/O	P-port input/output. At power on, Port 1 - IO #1 is configured as an input
P1.0	27	20	16	12	I/O	P-port input/output. At power on, Port 1 - IO #0 is configured as an input
CS	28	21	17	13	I	SPI chip select input. Internal pull-up resistor
SCLK	29	22	18	14	I	SPI serial clock input. Internal pull-down resistor
SDI	30	23	19	15	I	SPI serial data input.
RESET/ FAIL- SAFE	31	24	20	16	I	Active Low reset or fail-safe input. An external pull-up resistor connects to V _{CC} .
INT	32	1	21	17	O	Open-Drain Interrupt output. An external pull-up resistor connects to V _{CC} .
SDO	1	2	22	18	O	SPI serial data output. Push-pull output
VCC	2	3	23	4	P	Supply voltage
GND	3	4	24	3	G	Ground
P0.0	4	5	25	19	I/O	P-port input/output. At power on, Port 0 - IO #0 is configured as an input
P0.1	5	6	26	20	I/O	P-port input/output. At power on, Port 0 - IO #1 is configured as an input
P0.2	6	7	27	21	I/O	P-port input/output. At power on, Port 0 - IO #2 is configured as an input
P0.3	7	8	28	22	I/O	P-port input/output. At power on, Port 0 - IO #3 is configured as an input
P0.4	8	9	29	23	I/O	P-port input/output. At power on, Port 0 - IO #4 is configured as an input
P0.5	9	10	30	24	I/O	P-port input/output. At power on, Port 0 - IO #5 is configured as an input
P0.6	10	11	31	1	I/O	P-port input/output. At power on, Port 0 - IO #6 is configured as an input
P0.7	11	12	32	2	I/O	P-port input/output. At power on, Port 0 - IO #7 is configured as an input

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	-0.5	6.5	V	
V _I	Input voltage ⁽²⁾	-0.5	6.5	V	
V _O	Output voltage ⁽²⁾	-0.5	6.5	V	
I _{IK}	Input clamp current	RESET, SCLK, SDI, \overline{CS}	V _I < 0	-20	mA
I _{OK}	Output clamp current	\overline{INT} , SDO	V _O < 0	-20	mA
I _{IOK}	Input-output clamp current	P0.0 - P2.7	V _O < 0 or V _O > V _{CC}	±20	mA
I _{OL}	Continuous output low current		V _O = 0 to V _{CC}	50	mA
I _{OH}	Continuous output high current		V _O = 0 to V _{CC}	-50	mA
I _{CC}	Continuous current through GND ⁽³⁾			-200	mA
I _{CC}	Continuous current through V _{CC} ⁽³⁾			160	mA
T _J	Junction temperature	-40	150	°C	
T _{stg}	Storage temperature	-40	150	°C	

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The total current limits the number of channels that can run at full load.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002, all pins ⁽¹⁾	±2000
		Charged device model (CDM), per AEC Q100-011, all pins	±1000

- (1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	1.65	5.5	V
V _{IH}	High-level input voltage	P0.0 - P2.7	0.7 * V _{CC}	V _{CC}
		SCLK, SDI, \overline{CS} , RESET	0.7 * V _{CC}	V _{CC}
V _{IL}	Low-level input voltage	P0.0 - P2.7	-0.5	0.3 * V _{CC}
		SCLK, SDI, \overline{CS} , RESET	-0.5	0.3 * V _{CC}
I _{OH}	High-level output current (V _{CC} ≥ 2.3V)	P0.0 - P2.7	-10	mA
	High-level output current (V _{CC} < 2.3V)		-5	mA
I _{OL}	Low-level output current	P0.0 - P2.7	25	mA
T _A	Ambient temperature	-40	130	°C
T _J	Junction temperature	-40	150	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		Package				UNIT
		DGS (VSSOP)	DGS (VSSOP)	RHB (VQFN)	RGE (VQFN)	
		32 PINS	24 PINS	32 PINS	24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	80.1	86.5	44.1	43.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.4	34.5	35.6	39.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.1	48.2	25.0	21.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.0	1.4	2.7	2.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	43.7	47.8	24.9	21.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	14.2	13.0	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{CC}	MIN	TYP	MAX	UNIT
V _{IK}	Input diode clamp voltage	I _I = -18mA		V _{CC}	-1.2			V
V _{PORR}	Power-on reset voltage, V _{CC} rising	V _I = V _{CC} or GND, I _O = 0		V _{CC}			1.35	V
V _{PORF}	Power-on reset voltage, V _{CC} falling						1.05	V
V _{OH}	High-level output voltage ⁽¹⁾	P Port	I _{OH} = -4mA	1.65V	1.31			V
			I _{OH} = -8mA	2.3V	1.73			
				3V	2.4			
				4.5V	4.0			
				5.5V	4.95			
V _{OH}	High-level output voltage ⁽¹⁾	SDO	I _{OH} = -3mA	1.65V to 5.5V	V _{CC} - 0.4		V	
V _{OL}	Low-level output voltage	P Ports	I _{OL} = 4mA	1.65V			0.22	V
			I _{OL} = 8mA	2.3V			0.36	
				3V			0.25	
				4.5V			0.17	
				5.5V			0.15	
V _{OL}	Low-level output voltage	SDO	I _{OL} = 3mA	1.65V to 5.5V		0.4	V	
I _{OL}	Low-level output current	$\overline{\text{INT}}$	V _{OL} = 0.4V	1.65V to 5.5V	4			mA
I _I	Input leakage current	P Ports	V _I = V _{CC} or GND	1.65V to 5.5V			±1	μA
			V _I = 3.6V	0V			±1	
		SDI, RESET	V _I = V _{CC} or GND	1.65V to 5.5V			±1	μA
I _I	Input leakage current	SCLK	V _I = GND	1.65V to 5.5V			±1	μA
I _I	Input leakage current	SCLK	V _I = V _{CC}	1.65V to 5.5V			±65	μA
I _I	Input leakage current	$\overline{\text{CS}}$	V _I = V _{CC}	1.65V to 5.5V			±1	μA
I _I	Input leakage current	$\overline{\text{CS}}$	V _I = GND	1.65V to 5.5V			±65	μA
I _{CC}	Quiescent current	Standby mode	SDI, $\overline{\text{CS}}$ and RESET = V _{CC} , P port = V _{CC} or GND, I/O = inputs, I _O = 0mA f _{SCLK} = 0MHz, -40°C < T _A ≤ 85°C, I/O resistors disabled	5.5V		2.3	8	μA
				3.6V		2	7.5	
				2.7V		1.8	7.2	
				1.65V to 1.95V		1.7	7	
			SDI, $\overline{\text{CS}}$ and RESET = V _{CC} , P port = V _{CC} or GND, I/O = inputs, I _O = 0mA f _{SCLK} = 0MHz, -40°C < T _A ≤ 125°C, I/O resistors disabled	5.5V		2.3	26	μA
				3.6V		2	24	
				2.7V		1.8	23.6	
				1.65V to 1.95V		1.7	23.4	
I _{CC}	Active current	Active mode (5MHz)	SDI, $\overline{\text{CS}}$ and RESET = V _{CC} , P port = V _{CC} or GND, I/O = inputs, I _O = 0mA f _{SCLK} = 5MHz, 100pF load on SDO -40°C < T _A ≤ 125°C, I/O resistors disabled	5.5V		150	170	μA
				3.6V		132	140	
				2.7V		127	135	
				1.65V to 1.95V		124	130	
		Active mode (10MHz)	SDI, $\overline{\text{CS}}$ and RESET = V _{CC} , P port = V _{CC} or GND, I/O = inputs, I _O = 0mA f _{SCLK} = 10MHz, 100pF load on SDO -40°C < T _A ≤ 125°C, I/O resistors disabled	5.5V		292	350	μA
				3.6V		257	285	
				2.7V		240	270	
				1.65V to 1.95V		242	260	

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{BHL}	Bus-hold low sustaining current	V _I = 0.58	1.65V	35			uA
		V _I = 0.70	2.3V	50			
		V _I = 0.80	3V	60			
		V _I = 1.35	4.5V	105			
I _{BHH}	Bus-hold high sustaining current	V _I = 1.07	1.65V	-75			uA
		V _I = 1.70	2.3V	-85			
		V _I = 2.00	3V	-140			
		V _I = 3.15	4.5V	-180			
I _{BHLO}	Bus-hold low overdrive current	Ramp input voltage from 0 to V _{CC}	1.95V	170			uA
			2.7V	260			
			3.6V	340			
			5.5V	500			
I _{BHHO}	Bus-hold high overdrive current	Ramp input voltage from V _{CC} to 0	1.95V	-170			uA
			2.7V	-260			
			3.6V	-340			
			5.5V	-500			
R _{pu(int)}	internal pull-up resistance	\overline{CS}	70 100 140			kΩ	
		P port	70 100 140				
R _{pd(int)}	internal pull-down resistance	P port	70 100 140			kΩ	
		SCLK	70 100 140				
C _I	Input pin capacitance	SCLK	V _I = V _{CC} or GND	1.65V to 5.5V	8		pF
		SDI			8		
		\overline{CS}			8		
		RESET			8		
C _{IO}	Input-output pin capacitance	P port	V _{IO} = V _{CC} or GND	1.65V to 5.5V	8.5		pF

(1) Each I/O must be externally limited to a maximum of 10mA

5.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
RESET				
t_w	Reset pulse duration, SDO $C_{LOAD} = 100$ pF (Figure 6-1)	100		ns
t_{REC}	Reset recovery time, SDO $C_{LOAD} = 100$ pF (Figure 6-1)		100	ns
t_{RESET}	Time to reset, SDO $C_{LOAD} = 100$ pF (Figure 6-1)		80	ns
Power-On Reset				
t_{FT}	Fall rate (Figure 8-3) (Figure 8-4)	0.1	2000	ms
t_{RT}	Rise rate (Figure 8-3) (Figure 8-4)	0.1	2000	ms
t_{TRR_GND}	Time to re-ramp (when V_{CC} drops to GND) (Figure 8-3)	1		μ s
t_{TRR_POR50}	Time to re-ramp (when V_{CC} drops to $V_{POR_MIN} - 50$ mV) (Figure 8-4)	40		μ s
V_{CC_GH}	Level that V_{CC} can glitch down to, but not cause a functional disruption when $t_{VCC_GW} = 1$ μ s (Figure 8-5)		1.2	V
t_{VCC_GW}	Glitch width that will not cause a functional disruption when $V_{CC_GH} = 0.5 \times V_{CC}$ (Figure 8-5)		10	μ s
Fail-safe IO				
f_{SEN}	Fail-safe IO enable time (100pF load) (Figure 6-2)	Output High in normal mode and Output Low in fail-safe mode	100	ns
		Output Low in normal mode and output high in fail-safe mode	100	ns
		Output high in normal mode and input in fail safe mode (500ohm pull down load)	70	ns
		Output low in normal mode and input in fail-safe mode (500ohm pull down load)	70	ns
f_{SDIS}	Fail-safe IO disable time (100pF load) (Figure 6-2)	Output High in normal mode and Output Low in fail-safe mode	100	ns
		Output Low in normal mode and output high in fail-safe mode	100	ns
		Input in normal mode and output high in fail-safe mode (500ohm pull down load)	110	ns
		Input in normal mode and output low in fail-safe mode (500ohm pull down load)	90	ns
Digital IO				
T_{GW}	Digital glitch filter width	70	230	ns

5.7 SPI Bus Timing Requirements

 over operating free-air temperature range and SDO $C_{LOAD} = 100\text{pF}$ (unless otherwise noted) (see (Figure 6-3))


		MIN	MAX	UNIT
SPI Bus - 10MHz				
f_{SCLK}	SPI clock frequency; $3.3\text{V} < V_{CC} < 5.5\text{V}$		10	MHz
t_{CSS}	\overline{CS} to SCLK Rise Setup Time	50		ns
t_{CSH}	SCLK Fall to \overline{CS} De-asserted Hold Time	50		ns
t_{CSD}	\overline{CS} Disable Time	50		ns
t_{DS}	SDI to SCLK Setup Time	10		ns
t_{DH}	SDI to SCLK Hold Time	10		ns
t_{LOW}	SCLK Low Time	45		ns
t_{HIGH}	SCLK High Time	45		ns
$t_{V(SDO)}$	SDO Valid Time		27	ns
$t_{DIS(SDO)}$	SDO Disable Time		50	ns
SPI Bus - 5MHz				
f_{SCLK}	SPI clock frequency; $1.65\text{V} < V_{CC} < 5.5\text{V}$		5	MHz
t_{CSS}	\overline{CS} to SCLK Rise Setup Time	50		ns
t_{CSH}	SCLK Fall to \overline{CS} De-asserted Hold Time	100		ns
t_{CSD}	\overline{CS} Disable Time	100		ns
t_{DS}	SDI to SCLK Setup Time	10		ns
t_{DH}	SDI to SCLK Hold Time	10		ns
t_{LOW}	SCLK Low Time	90		ns
t_{HIGH}	SCLK High Time	90		ns
$t_{V(SDO)}$	SDO Valid Time		54	ns
$t_{DIS(SDO)}$	SDO Disable Time		100	ns

5.8 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t_{iv}	Interrupt valid time, INT $C_{LOAD} = 100\text{pF}$ and $R_{PU} = 4.7\text{k}\Omega$ (Figure 6-4)	P port	\overline{INT}			0.2	μs
t_{ir}	Interrupt reset delay time, INT $C_{LOAD} = 100\text{pF}$ and $R_{PU} = 4.7\text{k}\Omega$ (Figure 6-4)	SCLK	\overline{INT}			0.4	μs
t_{pv}	Output data valid time, SDO $C_{LOAD} = 100\text{pF}$ (Figure 6-5)	SCLK	P port			100	ns
t_{ps}	Input data setup time, SDO $C_{LOAD} = 100\text{pF}$ (Figure 6-5)	P port	SCLK	26			ns
t_{ph}	Input data hold time, SDO $C_{LOAD} = 100\text{pF}$ (Figure 6-5)	SCLK	P port	2.5			ns

6 Parameter Measurement Information



SDO LOAD CONFIGURATION



P-PORT LOAD CONFIGURATION




Figure 6-1. Reset Load Configuration

- A.
1. C_L includes probe and jig capacitance.
 2. All inputs are supplied by generators having the following characteristics: PRR $\leq 10\text{MHz}$; $Z_o = 50\ \Omega$; $tr/tf \leq 10\text{ns}$.
 3. All parameters and waveforms are not applicable to all devices.

ADVANCE INFORMATION






Figure 6-2. Fail-safe Load Configuration

- A.
1. C_L includes probe and jig capacitance.
 2. All inputs are supplied by generators having the following characteristics: PRR \leq 10MHz; $Z_o = 50\Omega$; $t_r/t_f \leq 10$ ns.
 3. FAIL-SAFE pin is a shared pin with RESET pin.
 4. All parameters and waveforms are not applicable to all devices.

ADVANCE INFORMATION



SDO LOAD CONFIGURATION





Figure 6-3. SPI Timing Diagram - Input

A. C_L includes probe and jig capacitance.



INTERRUPT LOAD CONFIGURATION






Figure 6-4. Interrupt Load Configuration

A. 1. C_L includes probe and jig capacitance.


2. All inputs are supplied by generators having the following characteristics: PRR \leq 10MHz; $Z_o = 50\Omega$; $t_r/t_f \leq 10\text{ns}$.



P-PORT LOAD CONFIGURATION



WRITE MODE ($\overline{R}/\overline{W} = 0$)



READ MODE ($\overline{R}/\overline{W} = 1$)

Figure 6-5. P-Port Load Configuration and Timing Waveforms

- A. 1. C_L includes probe and jig capacitance.
 2. t_{pv} is measured from $0.7 \times V_{CC}$ on SCLK to 50 % I/O (Pn) output.
 3. All inputs are supplied by generators having the following characteristics: PRR \leq 10MHz; $Z_o = 50\Omega$; $t_r/t_f \leq 10\text{ns}$.

7 Detailed Description

7.1 Overview


The TXE81XX-Q1 digital core consists of 24-bit registers, which allow the user to configure the I/O port characteristics. At power on or after a reset, the I/Os are configured as inputs. However, the system controller can configure the I/Os as either inputs or outputs by writing to the direction configuration registers. The data for each input or output is kept in the corresponding Input Port or Output Port register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers, except software reset register, are readable by the system controller.

The TXE81XX-Q1 has configurable I/O functionality which is specifically targeted to enhance the I/O ports. The configurable I/O features and registers include enabling or disabling pull-up and pull-down resistors, latching inputs, maskable interrupts, interrupt status register, and individual programmable open-drain or push-pull outputs. These configuration registers improve the I/O by increasing flexibility and allowing the user to optimize their design for power consumption and speed.

Other features of the device include an interrupt that is generated on the $\overline{\text{INT}}$ pin whenever an input port changes state. The device can be reset to its default state by applying a low logic level to the $\overline{\text{RESET}}$ pin, issuing a software reset command, or by cycling power to the device and causing a power-on reset. The TXE81XX-Q1 open-drain interrupt ($\overline{\text{INT}}$) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed. The $\overline{\text{INT}}$ pin can be connected to the interrupt input of a processor. By sending an interrupt signal on this line, the device can inform the processor if there is incoming data on the remote I/O ports without having to communicate via the SPI bus. The device remains a simple target device.


In the event of a timeout or other improper operation, the system controller resets the device by asserting a low on the $\overline{\text{RESET}}$ input pin or by cycling the power to the V_{CC} pin and causing a power-on reset (POR). A reset puts the registers in their default state and initializes the SPI state machine. The $\overline{\text{RESET}}$ feature and a POR cause the same reset/initialization to occur, but the $\overline{\text{RESET}}$ feature does so without needing to power down the device.

7.2 Functional Block Diagrams



A. All I/Os are set to inputs at reset.

Figure 7-1. Logic Diagram



A. On power up or reset, all registers return to default values.

Figure 7-2. Simplified Schematic of P0.0 to P2.7

7.3 Feature Description

7.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off (see [Figure 7-2](#)), which creates a high-impedance input.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either supply or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

7.3.2 Interrupt Output (\overline{INT})

The TXE81XX-Q1 devices generate an interrupt on any rising or falling edge of an input I/O, provided that the interrupt for that I/O is not masked. When an input state change occurs, the corresponding interrupt flag bit is set, and the \overline{INT} output is asserted.

The interrupt remains active until all interrupt flag bits for that port are cleared to 0. Reading Interrupt Flag Status Register does not automatically clear the interrupt.

I/Os configured as outputs do not generate interrupts. Switching a pin from output to input may generate a fault interrupt if the actual pin level does not match the stored input port register value.

If an I/O port was previously in input state and detected an interrupt as switching to output, this won't clear the interrupt flag. It only masks the interrupt pin. Then when the port is reconfigured as input, the interrupt comes back.

The \overline{INT} pin is open-drain and requires an external pull-up resistor to V_{CC} use the interrupt feature, otherwise it may be left floating.

With the following conditions, the interrupt status bits can be cleared and the \overline{INT} pin de-asserted.

- Hardware reset from $\overline{\text{RESET}}$ pin - this de-asserts the interrupt temporarily as POR is going to assert the interrupt
- Entering fail-safe mode - this disables and de-assert the interrupt
- Reading Interrupt Flag Status Register
- Setting the corresponding bit as 1 in Interrupt Mask Register

There are four types of interrupts in TXE81XX-Q1:

1. **Smart Interrupt** - Smart Interrupt is enabled or disabled at I/O port level by setting the corresponding port bit in the Smart Interrupt Register. If Smart Interrupt (the corresponding register bit as 0) is enabled and an interrupt is generated, the interrupt clears if the I/O state goes back to the initial logic state or it reads the Interrupt Flag Status Register. For example, if the Input Port Register is read and/or the I/O state goes back to the initial state, the interrupt is cleared even if there is no reading operation on the Interrupt Flag Status Register. Refer to [Table 7-1](#) for the different interrupt clearing scenarios. When Smart Interrupt is enabled, the input IO toggle frequency must be >50ns. Otherwise, the interrupt clear might be missed. To avoid, enable the digital glitch filter in the Input Glitch Filter Enable Register.

Table 7-1. Interrupt Flag Clearing Scenarios for Smart Interrupt

Smart Interrupt	$\overline{\text{CS}}$ state when IO input changes	Interrupt flag clears
Disable	$\overline{\text{CS}}$ = High	$\overline{\text{CS}}$ to be low and SPI reading Interrupt Flag Status Register
Disable	$\overline{\text{CS}}$ = Low	Reading Interrupt Flag Status Register
Enable	$\overline{\text{CS}}$ = High	<ol style="list-style-type: none"> a. $\overline{\text{CS}}$ to be low and SPI reading Input Port Register b. IO state going back to the initial state c. $\overline{\text{CS}}$ to be low and SPI reading Interrupt Flag Status Register
Enable	$\overline{\text{CS}}$ = Low	<ol style="list-style-type: none"> a. Reading Input Port Register or IO states going back to the initial state will not clear the interrupt flag immediately. After $\overline{\text{CS}}$ becomes high and holds over 30ns, the interrupt flag is cleared. b. Reading Interrupt Flag Status Register

2. **Regular Interrupt** - When Smart Interrupt is disabled (the corresponding register bit as 1) in the Smart Interrupt Register, the I/O state going back to the initial logic state cannot clear the interrupt, only reading the Interrupt Flag Status Register clears the interrupt.
3. **POR Interrupt** - the POR fault bit is set in the Fault Status Register for each POR recovery, which also generates an interrupt. The interrupt is only cleared when the Fault Status Register is read.
4. **Fail-safe Redundancy Failure Interrupt** - When the fail-safe redundancy check is enabled, and if any fail-safe redundancy check failure occurs, a fail-safe sync fault bit is set in the Fault Status Register. This also generates an interrupt. The interrupt is only cleared when the Fault Status Register is read.

Interrupt Masking

Interrupts from all input I/Os are unmasked by default. To mask an interrupt, the corresponding I/O bit needs to be set in the interrupt mask register. The interrupt generated by POR recovery cannot be masked.

If the state of an input I/O is changed and the corresponding bit in the Interrupt mask register is set to 1, the interrupt is masked and the $\overline{\text{INT}}$ pin is not asserted. The corresponding bit in the interrupt flag status register also stays at 0 and is blocked by the interrupt mask bit.

The interrupts generated by fail-safe redundancy check fail is disabled if the fail-safe redundancy check enable bit is 0.

Multiple ports can be configured for interrupt masking at the same time by using multi port command.

7.3.3 Reset Input (\overline{RESET})

The \overline{RESET} input can be asserted to initialize the system while keeping the V_{CC} supply at its operating level. A reset can be accomplished by holding the \overline{RESET} pin low for a minimum of t_W . The TXE81XX-Q1 registers and SPI state machine are changed to their default state once \overline{RESET} is set LOW. When \overline{RESET} is set HIGH, the I/O levels at the P port can be changed externally or through the controller. This input requires a pull-up resistor to V_{CC} , if no active connection is used. When \overline{RESET} is toggled the input port register is updated to reflect the state of the GPIO pins.

7.3.4 Fail-safe Mode

The SPI controller has the option to set TXE81XX-Q1 to be in a fail-safe state by programming the Fail-safe Enable Register to enable this feature and change the functionality of the pin from reset to fail-safe.

This register can get cleared during a POR event or other fault scenarios. The SPI controller has to rewrite this register every time if there is a fault scenario which will generate an interrupt to the SPI controller. After the interrupt is generated, the SPI controller can read the Fault Status Register to understand the source of the interrupt.

The bit 0 in Fail-safe Enable Register must be 1 to configure TXE81XX-Q1 to be fail-safe mode.

Two Device Configuration Registers have to be written to program I/O configuration to ensure redundancy. If either of these registers get corrupted, and the contents don't match, an interrupt will be generated.

For example, if setting I/O pin P0.1 to be output and high under fail-safe mode, the sequence to configure fail-safe mode:

1. Configure bit 0 in the Fail-safe Enable Register 1 (Address: 0x1200) as 1
2. Configure bit 0 in the Fail-safe Enable Register 2 (Address: 0x1300) as 1
3. Set bit 1 (P0.1) in port 0 of Fail-safe Direction Configuration Register 1 (Address: 0x1400) to be 1
4. Set bit 1 (P0.1) in port 0 of Fail-safe Direction Configuration Register 2 (Address: 0x1500) to be 1
5. Set bit 1 (P0.1) in port 0 of Fail-safe Output Register 1 (Address: 0x1600) to be 1
6. Set bit 1 (P0.1) in port 0 of Fail-safe Output Register 2 (Address: 0x1700) to be 1
7. Set bit 0 in Fail-safe Redundancy Check Register (Address: 0x1800) to be 1
8. Assert $\overline{RESET}/\overline{FAIL-SAFE}$ pin

7.3.5 Software Reset Call

The software reset call is a command sent from the controller on the SPI bus that instructs the SPI target devices that support the command to be reset to the power-up default state.

TXE8116-Q1/TXE8124-Q1 devices use a 24-bit SPI frame for communication. For example, to trigger register reset via software reset command, the controller can configure the SPI frame as the following:

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Here is the sample code for this command on the controller side:

```
// Define the SPI register addresses
#define REGISTER_CMD_BYTE 0x1A // Register command byte of reset register
#define DATA_BITS 0x2 // Set B1 as 1 and B0 as 0 to trigger register reset
#define READ_WRITE_BIT 0 // 0 for Write operation, 1 for Read operation

// Function to send a 24-bit SPI frame to the I/O expander (MSB First)
void SPI_Send(uint32_t data) {
```

```

// Using a hardware SPI peripheral to send the 24-bit data bit by bit (MSB first)
for (int i = 23; i >= 0; i--) {
    SPI_Transmit((data >> i) & 0x01); // Shift out MSB first
}
}

// Function to send software reset command to the SPI I/O expander
void SPI_Software_Reset(void) {
    uint32_t frame = 0;

    // Set the Read/Write bit (bit 23)
    frame |= (READ_WRITE_BIT << 23);

    // Set the Register Address (bits 20-16)
    frame |= (REGISTER_CMD_BYTE << 16);

    // Set the Data bits (bits 7-0)
    frame |= (DATA_BITS & 0xFF); // Ensure we only use the lower 8 bits

    // Pull CS low to select the target device
    CS_LOW();

    // Send the constructed SPI frame (MSB first)
    SPI_Send(frame);

    // Pull CS high to deselect the device after transmission
    CS_HIGH();
}

```

7.3.6 Burst Mode

In Burst Mode Read Transactions, the initial address is specified by the controller device and sent to the peripheral. For subsequent accesses, the address is automatically incremented to the next valid address (second address byte) corresponding to the next port. This automatic address increment continues as long as the CS remains active low and SCLK pulses are received by the peripheral device.

The burst mode transaction continues sequentially, automatically advancing the address for each valid port address, until the last port address is reached for the specified feature (first address byte). Once the last valid port address is reached, the peripheral will output all 0s from SDO, indicating the end of the valid data sequence.

It is important to note that Burst Mode will not automatically increment to a new feature address after reaching the last port address of a given feature. The controller must manually specify the new feature address if needed for further transactions.

7.3.7 Daisy Chain

Multiple TXE81XX-Q1 devices can be connected in a daisy chain configuration to expand the number of I/O ports supported. The controller first transmits the register address of the farthest device in the chain (the device furthest from the controller's SDI and closest to the controller's SDO). Following the header, this register address is sent first, initiating communication with the farthest device.

As the communication progresses along the chain, the register address of each subsequent device is transmitted in order. Finally, the register address of the closest device to the controller (connected to the SDI closest to the controller) is sent last. This ensures that data flows sequentially through the chain, with each device receiving and forwarding data to the next device in the sequence.

Each SPI transaction consists of 4 types of segments: Status, Header, Address (Register Address) and Data as shown below. Header is an optional segment, present only when daisy chain is enabled.

The SPI data input data on SDI is sampled on the low to high edge of SCLK. The SPI output data on SDO is changed on the high to low edge of SCLK.

Refer to [Figure 7-3](#) for the frames of daisy chained transaction. The same sequencing is repeated throughout the entire chain until the final device is reached.




Figure 7-3. SPI Daisy Chain Data Frame

Header segment

Bit 15 and 14 in Header segment are the Header ID. This is used by the device controller to detect that a header segment is being received.

Bit [15:14]: the Header ID which are 0 and 1 to indicate this is a Header segment.

Bit [13]: Reserved.

Bit [12:0]: Bit 12 to 0 in Header segment determine the number of devices in the daisy chain.

Address segment (Register Address)

Bit 15 indicates SPI mode of operation (1 = Read operation 0 = Write operation). Refer to the first and second byte in [Figure 7-5](#) for the register address.

Status segment

Status segment is 16 bits and the following is the data format:

Bit [15:14]: Both of Bit 15 and 14 are 1 to indicate this is a Status segment.

Bit [13:8]: Bit 5 to 0 in the Fault status register, refer to [Fault status register](#).

Bit [7:0]: Bit 7 to 0 are 0.

For example, if there is a SPI daisy chain topology for a MCU and two SPI peripheral devices, refer to [Figure 7-4](#) for the diagram and data format between the devices:




Figure 7-4. SPI Daisy Chain Diagram

The register address of the farthest device (farthest from MCU's SDI/closest to MCU's SDO) is sent first by the MCU after the Header and address of the closest device (SDI closest) is sent last by the MCU.

7.3.8 Multi Port

The LSB of the second byte enables the multi-port feature. When this bit is 1, each bit of the data byte refers to individual ports. So, LSB bit B0 refers to P0 port, B1 refers to P1 port, B2 refers to P2 port. All I/Os in a particular port will have the same configuration when multi-port programming is used.

For example, to set all I/Os in P1 as 1, the controller can configure the GPIO direction as output and then set P1 port.

Here is the sample code for this command on the controller side:

```
// Define the SPI register addresses
#define REGISTER_CMD_BYTE 0x4 // Register command byte of Direction Configuration Register
#define REGISTER_CMD_OUTPUT 0x3 // Register command byte of Output Port Register
#define DATA_BITS 0x2 // Set B1 as 1 and B0 as 0 to set P1 port
#define READ_WRITE_BIT 0 // 0 for Write operation, 1 for Read operation

// Function to send a 24-bit SPI frame to the I/O expander (MSB First)
```

```
void SPI_Send(uint32_t data) {
    // Using a hardware SPI peripheral to send the 24-bit data bit by bit (MSB first)
    for (int i = 23; i >= 0; i--) {
        SPI_Transmit((data >> i) & 0x01); // Shift out MSB first
    }
}
```

// Function to send multi-port command to the SPI I/O expander

```
void SPI_Multi_Port_Dir(void) {
    uint32_t frame = 0;
    // Set the Read/Write bit (bit 23)
    frame |= (READ_WRITE_BIT << 23);
    // Set the Register Address (bits 20-16)
    frame |= (REGISTER_CMD_BYTE << 16);
    // Set the Data bits (bits 7-0)
    frame |= (DATA_BITS & 0xFF); // Ensure we only use the lower 8 bits
    // Pull CS low to select the target device
    CS_LOW();
    // Send the constructed SPI frame (MSB first)
    SPI_Send(frame);
    // Pull CS high to deselect the device after transmission
    CS_HIGH();
}
```

```
void SPI_Multi_Port_Output(void) {
    uint32_t frame = 0;
    // Set the Read/Write bit (bit 23)
    frame |= (READ_WRITE_BIT << 23);
    // Set the Register Address (bits 20-16)
    frame |= (REGISTER_CMD_OUTPUT << 16);
    // Set the Data bits (bits 7-0)
    frame |= (DATA_BITS & 0xFF); // Ensure we only use the lower 8 bits
    // Pull CS low to select the target device
    CS_LOW();
    // Send the constructed SPI frame (MSB first)
    SPI_Send(frame);
    // Pull CS high to deselect the device after transmission
    CS_HIGH();
}
```

}

7.4 Device Functional Modes

7.4.1 Power-On Reset

When powering the device from 0V is applied to V_{CC} , an internal power-on reset holds the TXE81XX-Q1 in a reset condition until the supply has reached V_{POR} . At that time, the reset condition is released, and the TXE81XX-Q1 registers and SPI state machine initializes to their default states. After that, V_{CC} must be lowered to below V_{PORF} for time $t_{TRR_POR_50}$ and back up to the operating voltage for a power-reset cycle.

7.5 Programming

7.5.1 SPI Interface

The TXE81XX-Q1 devices use a SPI interface to set device configurations, operating parameters and read out diagnostic information. The SPI protocol uses three inputs and one output; serial clock (SCLK), active LOW chip select (\overline{CS}), serial data in (SDI) and serial data out (SDO). \overline{CS} must be driven low before clock pulses and data into the device. When \overline{CS} is high, the device ignores all activity on SCLK and SDI.

The TXE81XX-Q1 devices support SPI mode 0 (CPOL = 0, CPHA = 0). The clock (SCLK) is low when idle. Data is sampled on the rising edge of SCLK and changed on the falling edge.

Besides SPI bus with independent chip select, daisy chain configuration is also supported in TXE81XX-Q1. It allows multiple peripherals to be connected in series, with the output of one device feeding into the input of the next. Daisy chain is beneficial to reduce the number of \overline{CS} lines, as only one is needed for the entire chain. Data is shifted through all devices in the chain during each clock cycle.

7.5.2 SPI Data Format

The data format of the TXE81XX-Q1 is shown in Figure 7-5.




Figure 7-5. TXE81XX-Q1 SPI Word Address

The length of TXE81XX-Q1 SPI word is 24 bits, shift 24 bits of data into the device in a MSB first fashion. SPI data must be stable during the rising edge of SCLK.

SDI data length must be at least 24 bits or $[16 + (N*8)]$ bits (N is number of data byte to write; $N \geq 1$). For reading data output via SDO, the data bytes start to be read back after the first 16 address bits.

7.5.3 Writes

SPI Write operation is used to send data from the controller device to the peripheral device. This operation is performed over the SPI bus, where the controller device controls the clock (SCLK) and sends data to the peripheral. SPI Write is commonly used to configure peripherals, send control commands, or transfer data.

SPI Write Steps

1. Drive \overline{CS} low. This enables the internal shift register.
2. Shift 24 bits of data into the device in a MSB first fashion, MSB bit. Data must be stable during the rising edge of SCLK.
3. The MSB bit must be a '0' indicating it is a write operation.
4. 16 bits of status is sent out on SDO. The first 2 bits are 2'b11 (indicating it to be a status segment). The next 6 bits are the Bit 5 to 0 of [the Fault status register](#). The last 8 bits are all 0s.
5. After the last bit of data is transferred, drive SCLK low if there is no more data to be transferred.
6. The previous content of the register is sent out on SDO as the data byte is driven on SDI.
7. De-assert \overline{CS} (drive it high) to end the write cycle.

7.5.4 Reads

The SPI Read operation for TXE81XX-Q1 is used to retrieve data from a specific register.

This operation involves sending a command to the TXE81XX-Q1 to access a register and read its data.

SPI Read Operation Steps:

1. Drive \overline{CS} low. This enables the internal shift register.
2. Shift 24 bits of data into the device in a MSB first fashion. Data must be stable during the rising edge of SCLK.
3. The MSB bit must be a '1' indicating it is a read only transfer.
4. The third data byte is NOP (no operation) which is dummy data byte.
5. 16 bits of status is sent out on SDO. The first 2 bits are 2'b11 (indicating it to be a status segment). The next 6 bits are the bit 5 to 0 of [Fault status register](#). The last 8 bits are all 0s.
6. The read data is shifted out on SDO following the status bits.
7. After the last bit of data is transferred, drive SCLK low if there is no more data to be transferred.
8. De-assert \overline{CS} (drive it high) to end the read cycle.

7.6 Register Maps

7.6.1 Control Register: Read/Write and Feature Address (B23 - B16)

Communication is initiated by taking the \overline{CS} pin low and clocking the SCLK pin. The first byte of the communication are read/write configuration as well as various feature settings. The command address controls the function (input, output, polarity inversion, fail-safe etc.) while the Port address selects which ports are used. The enable/disable multi-port bit is the LSB of the second byte (B8).

Once a new command has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent. Upon power-up, hardware reset, or software reset, the control register defaults to 0x0.

CONTROL REGISTER (FEATURE ADDRESS)					COMMAND BYTE (HEX)	REGISTER	MULTI PORT	PROTOCOL	POWER-UP DEFAULT
B20	B19	B18	B17	B16					
0	0	0	0	0	0x0	Scratch Register	No	Read/write byte	0x0
0	0	0	0	1	0x1	Device_ID	No	Read byte	0x0 - TXE8116-Q1 0x1 - TXE8124-Q1
0	0	0	1	0	0x2	Input Port Register	Yes	Read byte	0x0
0	0	0	1	1	0x3	Output Port Register	Yes	Read/write byte	0x0
0	0	1	0	0	0x4	Direction Configuration Register	Yes	Read/write byte	0x0
0	0	1	0	1	0x5	Polarity Inversion Register	Yes	Read/write byte	0x0
0	0	1	1	0	0x6	Push Pull / Open Drain Selection Register	Yes	Read/write byte	0x0
0	1	0	0	0	0x8	Pull Up or Pull Down Enable Register	Yes	Read/write byte	0x0
0	1	0	0	1	0x9	Pull Up or Pull Down Selection Register	Yes	Read/write byte	0x0
0	1	0	1	0	0xA	Bus Holder Register	Yes	Read/write byte	0x0
0	1	0	1	1	0xB	Smart Interrupt Register	No	Read/write byte	0x0
0	1	1	0	0	0xC	Interrupt Mask Register	Yes	Read/write byte	0xFF
0	1	1	0	1	0xD	Input Glitch Filter Enable Register	No	Read/write byte	0x0
0	1	1	1	0	0xE	Interrupt Flag Status Register	No	Read byte	0x0
0	1	1	1	1	0xF	Interrupt Port Status Register	No	Read byte	0x0
1	0	0	1	0	0x12	Fail-safe Enable Register 1	No	Read/write byte	0x0
1	0	0	1	1	0x13	Fail-safe Enable Register 2	Yes	Read/write byte	0x0
1	0	1	0	0	0x14	Fail-safe Direction Configuration Register 1	Yes	Read/write byte	0x0
1	0	1	0	1	0x15	Fail-safe Direction Configuration Register 2	Yes	Read/write byte	0x0
1	0	1	1	0	0x16	Fail-safe Output Register 1	Yes	Read/write byte	0x0
1	0	1	1	1	0x17	Fail-safe Output Register 2	Yes	Read/write byte	0x0
1	1	0	0	0	0x18	Fail-safe Redundancy Check Register	No	Read/write byte	0x0
1	1	0	0	1	0x19	Fault Status Register	No	Read byte	0x1
1	1	0	1	0	0x1A	Software Reset Register	No	Write byte	0x0

7.6.2 Control Register: Port Selection and Multi Port (B15 - B8)

The second byte specifies which I/O port will be configured and the multi port enable/disable. The multi port bit allows the device to handle the multiple ports in parallel. When this bit is set to 1, each bit in the data byte (third byte) refers to the individual port. For example, bit 0 in the data byte refers to P0 port, bit 1 refers to P1 port and bit 2 refers to P2 port. All I/Os in a particular port have the same configuration when multi port is enabled.

CONTROL REGISTER (PORT SELECTION)			Port
B14	B13	B12	
0	0	0	IO Port 0
0	0	1	IO Port 1
0	1	0	IO Port 2 (Not valid for TXE8116-Q1)

7.6.3 Register Descriptions

This chapter gives the descriptions for each register, Register Address is the first and second byte in TXE8116-Q1/TXE8124-Q1 SPI word, and Default Value is the power up default value in the register which is the third byte in TXE8116-Q1/TXE8124-Q1 SPI word.

B23 (read/write bit) and B8 (multi port bit) are not considered in this chapter. A high (1) on B23 selects a read operation, while a low (0) on B23 selects a write operation. To enable multi port, a high (1) on B8 needs to be set.

Scratch Register (Register Address: 0x0, Default Value: 0x0)

The scratch register is a test register to read/write code from/to a blank register and resolve any coding issues.

Device ID Register (Register Address: 0x100, Default Value: 0x1)

Device ID register is a read-only register that has the device ID.

Table 7-2. Device ID register

Device ID	Device
1	TXE8124-Q1
0	TXE8116-Q1

Input Port Register (Register Address: 0x200 - 0x220, Default Value: 0x0)

The input port registers reflect the incoming logic levels of the IO pins. The Input port registers are read only; writing to these registers have no effect.

Table 7-3. Input Port Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0x200	0 - Low; 1 - high
1	0x210	
2 (Not valid for TXE8116-Q1)	0x220	

Output Port Register (Register Address: 0x300 - 0x320, Default Value: 0x0)

The output port registers show the outgoing logic levels of the IO pins defined as outputs by the direction configuration register. Bit values in these registers have no effect on IO pins defined as inputs.

Table 7-4. Output Port Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0x300	0 - Low; 1 - high
1	0x310	
2 (Not valid for TXE8116-Q1)	0x320	

Direction Configuration Register (Register Address: 0x400 - 0x420, Default Value: 0x0)

The Direction Configuration registers configure the direction of the I/O pins. If a bit in these registers is set to 0, the corresponding port pin is enabled as a high-impedance input. If a bit in these registers is set to 1, the corresponding port pin is enabled as an output.

Table 7-5. Direction Configuration Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0x400	0 - Input; 1 - Output
1	0x410	
2 (Not valid for TXE8116-Q1)	0x420	

Polarity Inversion Register (Register Address: 0x500 - 0x520, Default Value: 0x0)

The polarity inversion registers allow polarity inversion of IO pins defined as inputs or outputs by the direction configuration register. If a bit in these registers is set to 1, the polarity of the corresponding port pin is inverted in the input register. If a bit in this register is set to 0, the polarity of the corresponding port is not inverted.

While in input mode, if polarity inversion is enabled, although there is an internal state toggle, no interrupt will be generated.

Table 7-6. Polarity Inversion Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0x500	0 - Non inverted; 1 - Inverted
1	0x510	
2 (Not valid for TXE8116-Q1)	0x520	

Push Pull / Open Drain Selection Register (Register Address: 0x600 - 0x620, Default Value: 0x0)

The push pull / open drain selection registers configure the output type. If a bit in these registers is set to 0, the corresponding port pin is enabled as a push pull output. If a bit in these registers is set to 1, the corresponding port pin is enabled as an open drain output.

Table 7-7. Push Pull / Open Drain Selection Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0x600	0 - Push pull; 1 - Open drain
1	0x610	
2 (Not valid for TXE8116-Q1)	0x620	

Pull Up or Pull Down Enable Register (Register Address: 0x800 - 0x820, Default Value: 0x0)

The pull-up or pull-down enable registers allow the user to enable or disable pull-up/pull-down resistors on the I/O pins. Setting the bit to 1 enables the selection of pull-up/pull-down resistors. Setting the bit to 0 disconnects the pull-up/pull-down resistors from the I/O pins.

Table 7-8. Pull Up or Pull Down Enable Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0x800	0 - Disable; 1 - Enable
1	0x810	
2 (Not valid for TXE8116-Q1)	0x820	

Pull Up or Pull Down Selection Register (Register Address: 0x900 - 0x920, Default Value: 0x0)

The I/O port can be configured to have pull-up or pull-down resistor by programming the pull-up/pull-down selection register. Setting a bit to 1 selects a 100kΩ pull-up resistor for that I/O pin. Setting a bit to 0 selects a 100kΩ pull-down resistor for that I/O pin. If the pull-up/down enable is 0, writing to this register will have no effect on I/O pin.

Table 7-9. Pull Up or Pull Down Selection Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0x900	0 - 100kΩ pull-down; 1 - 100kΩ pull-up
1	0x910	
2 (Not valid for TXE8116-Q1)	0x920	

Bus Holder Register (Register Address: 0xA00 - 0xA20, Default Value: 0x0)

The bus holder registers enable or disable the input latch of the I/O pins. These registers are effective only when the IO pin is configured as an input pin. When a bit in bus holder register is 0, the state of the corresponding input IO pin is not latched.

Table 7-10. Bus Holder Register Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0xA00	0 - Disable; 1 - Enable
1	0xA10	
2 (Not valid for TXE8116-Q1)	0xA20	

Smart Interrupt Register (Register Address: 0xB00, Default Value: 0x0)

When the smart interrupt register bit is set to 0 (smart interrupt enabled), a state change in any input pin generates an interrupt and if the input goes back to its initial state, the interrupt is cleared.

When the smart interrupt register bit is set to 1 (smart interrupt disabled), a state change in any input pin generates an interrupt and if the input goes back to its initial state, the interrupt is not cleared. A read of the interrupt status flag register will clear the interrupt.

This feature is enabled at the port level and individual I/Os cannot be configured. As there are 3 ports in this device, bit3 to bit7 are reserved.

Table 7-11. Smart Interrupt Register

Register Address	Bit Value			
	B3 - B7	B2	B1	B0
0xB00	Reserved	0 - Port 2 Enabled; 1 - Port 2 Disabled	0 - Port 1 Enabled; 1 - Port 1 Disabled	0 - Port 0 Enabled; 1 - Port 0 Disabled

Interrupt Mask Register (Register Address: 0xC00 - 0xC20, Default Value: 0xFF)

Interrupt mask registers are set to 1 by default. Interrupts can be enabled by setting corresponding mask bits to 0.

If the corresponding bit in the Interrupt mask register is set to 1, the interrupt is masked and the interrupt pin will not be asserted. If the corresponding bit in the Interrupt mask register is set to 0, the interrupt pin will be asserted. There are 3 interrupt mask registers in this device.

Table 7-12. Interrupt Mask Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0xC00	0 - Disable; 1 - Enable
1	0xC10	
2 (Not valid for TXE8116-Q1)	0xC20	

Input Glitch Filter Enable Register (Register Address: 0xD00 - 0xD20, Default Value: 0x0)

Glitch filter is present at all inputs of the GPIOs. These filters are disabled by default. To enable the glitch filter, the corresponding bit of the I/O pin in the input glitch filter enable registers should be set to 1. There are 3 input glitch filter enable registers in this device.

Table 7-13. Input Glitch Filter Enable Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0xD00	0 - Disable; 1 - Enable
1	0xD10	
2 (Not valid for TXE8116-Q1)	0xD20	

Interrupt Flag Status Register (Register Address: 0xE00 - 0xE20, Default Value: 0x0)

A state change in any input pin generates an interrupt and this sets the corresponding interrupt flag register for the input. If the input goes back to its initial state, the interrupt flag register remains at 1 until it is read and then the interrupt is cleared.

The read-only interrupt flag status registers are used to identify the source of an interrupt. If the value is 1, it indicates that the corresponding input pin is the source of the interrupt, else it indicates that the input pin is not the source of an interrupt.

When a corresponding bit in the interrupt mask register is set to 1 (masked), the interrupt status bit will return 0. There are 3 interrupt flag status registers in this device.

Table 7-14. Interrupt Flag Status Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0xE00	0 - None; 1 - Interrupt Source
1	0xE10	
2 (Not valid for TXE8116-Q1)	0xE20	

Interrupt Port Status Register (Register Address: 0xF00, Default Value: 0x0)

The read-only interrupt port status register is used to identify the IO port for the interrupt source. If the value is 1, it indicates that the source of the interrupt is from a pin in the given IO port. If the value is 0, it indicates that none of the input pins in the IO port is the source of an interrupt.

Table 7-15. Interrupt Port Status Register

Register Address	Bit Value			
	0xF00	B3 - B7	B2	B1
	Reserved	0 - None; 1 - Port 2 Interrupt	0 - None; 1 - Port 1 Interrupt	0 - None; 1 - Port 0 Interrupt

Fail-safe Enable Register (Register Address: 0x1200 - 0x1300, Default Value: 0x0)

The device is able to enter a fail-safe state by configuring the reset pin as a fail-safe pin. Fail-safe enable registers are used to change the functionality of the pin from reset to fail-safe. The contents of this register can get cleared during a POR event or other fault scenarios, the SPI controller has to rewrite this register every time if there is a fault scenario (which will generate an interrupt to the SPI controller, the fail-safe fault status register is to indicate the source of the interrupt).

Two fail-safe enable registers have to be written to program I/O configuration to ensure redundancy. If either of these registers get corrupted, and the contents don't match, an interrupt will be generated. There are two fail-safe enable registers in this device.

Table 7-16. Fail-safe Enable Register 1, 2

Register Address	Bit Value
	B1 - B7
	B0

Table 7-16. Fail-safe Enable Register 1, 2 (continued)

Register Address	Bit Value	
0x1200	Reserved	0 - Disable; 1 - Enable
0x1300	Reserved	

Fail-safe Direction Configuration Register (Register Address: 0x1400 - 0x1520, Default Value: 0x0)

The fail-safe direction configuration registers configure the direction of the I/O pins when the device enters fail-safe state. If a bit in these registers is set to 0, the corresponding IO pin is enabled as a high-impedance input during fail-safe mode. If a bit in these registers is set to 1, the corresponding IO pin is enabled as an output during fail-safe mode.

Two fail-safe direction configuration registers have to be written to program I/O configuration to ensure redundancy. If either of these registers get corrupted, and the contents don't match, an interrupt will be generated.

Table 7-17. Fail-safe Direction Configuration Registers

Port ID	Register Address	Bit Value
0	0x1400	0 - Input; 1 - Output
	0x1500	
1	0x1410	
	0x1510	
2 (Not valid for TXE8116-Q1)	0x1420	
	0x1520	

Fail-safe Output Register (Register Address: 0x1600 - 0x1720, Default Value: 0x0)

The fail-safe output registers show the outgoing level of the pins defined as outputs by the fail-safe direction configuration register. Bit values in these registers have no effect on IO pins defined as inputs.

Two fail-safe output registers have to be written to program I/O configuration to ensure redundancy. If either of these registers get corrupted, and the contents don't match, an interrupt will be generated.

Table 7-18. Fail-safe Output Register 0, 1 and 2

Port ID	Register Address	Bit Value
0	0x1600	0 - Low; 1 - high
	0x1700	
1	0x1610	
	0x1710	
2 (Not valid for TXE8116-Q1)	0x1620	
	0x1720	

Fail-safe Redundancy Check Register (Register Address: 0x1800, Default Value: 0x0)

After writing all fail-safe redundant registers (fail-safe configuration + fail-safe output + device configuration for fail-safe pin if applicable), the SPI controller must enable the redundancy checks on these registers.

Table 7-19. Fail-safe Redundancy Check Register

Register Address	Bit Value	
0x1800	B1 - B7	B0
	Reserved	0 - Disable; 1 - Enable

Fault Status Register (Register Address: 0x1900, Default Value: 0x1)

Bits in the fault status register are set during fault conditions. B0 bit is set 1 for POR recovery. B1 bit is set 1 when the fail-safe registers go out of sync. B2 bit is set when the device is in fail-safe mode. These flags are not cleared even if the fault condition goes away, but they are cleared by read operation.

Table 7-20. Fault Status Register

Register Address	Bit Value			
0x1900	B3 - B7	B2	B1	B0
	Reserved	duplicate fail-safe mode setting	register unmatch	POR

Software Reset Register (Register Address: 0x1A00, Default Value: 0x0)

B0 bit in software reset register is used to trigger a device reset, B1 as 1 and B0 as 0 is used to trigger a register reset. The register is auto cleared when the reset state is entered.

Table 7-21. Software Reset Register

Register Address	Reset Mode	Bit Value		
		B2 - B7	B1	B0
0x1A00	Device Reset	Reserved		
	Register Reset	Reserved	1	0

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

Applications of the TXE81XX-Q1 use this device connected as a target to a SPI controller (processor), and the SPI bus may contain any number of other target devices. The TXE81XX-Q1 is in a remote location from the controller, placed close to the GPIOs to which the controller needs to monitor or control.

8.2 Power Supply Recommendations

8.2.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TXE81XX-Q1 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in [Figure 8-1](#) and [Figure 8-2](#).




Figure 8-1. V_{CC} is lowered to 0V and then ramped up




Figure 8-2. V_{CC} is lowered below the POR threshold, then ramped back up

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (t_{VCC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. [Figure 8-3](#) provides more information on how to measure these specifications.




Figure 8-3. Glitch Width and Glitch Height

V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the SPI state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. [Figure 8-4](#) provides more detail on this specification.




Figure 8-4. V_{POR}

8.3 Layout

8.3.1 Layout Guidelines

For printed circuit board (PCB) layout of the TXE8116-Q1/TXE8124-Q1, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedance and differential pairs are not a concern for SPI signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and decoupling capacitors are commonly used to control the voltage on the supply pins, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors should be placed as close to the TXE8116-Q1/TXE8124-Q1 as possible. These best practices are shown in Figure 8-5.

For the layout example provided in Figure 8-5, it is possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to power or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in Figure 8-5.

8.3.2 Layout Example




Figure 8-5. TXE8124-Q1 Layout

9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (May 2025) to Revision A (September 2025)	Page
• Added VQFN package throughout the document.....	1

DATE	REVISION	NOTES
May 2025	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
PTXE8116QDGSRQ1	Active	Preproduction	VSSOP (DGS) 24	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
PTXE8124QDGSRQ1	Active	Preproduction	VSSOP (DGS) 32	250 LARGE T&R	-	Call TI	Call TI	-40 to 125	

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TXE8116-Q1 :

- Catalog : [TXE8116](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025