www.ti.com.cn

USB 端口单刀双掷 (SP2T) 开关支持 USB 和通用异步接收发器 (UART)

查询样品: TSU6111A

特性

- 开关矩阵
 - USB
 - UART 支持高速 USB 2.0
- 充电设备侦测
 - 与 USB BCDv1.1 兼容
 - VBUS 检测
 - 数据接触检测
 - 一级和二级检测
- 兼容附件
 - USB 充电器 (专用充电端口 (DCP), 充电下行端口 (CDP))
 - 厂家电缆
- 附加特性
 - 与主机处理器的 I²C 接口
 - 由自动侦测或者手动控制的开关
 - 为插/拔生成的中断
 - 支持制造中使用的控制信号 (JIG, BOOT)


• 最大电压

- 额定 28V VBUS
- 静电放电 (ESD) 性能测试符合 JESD 22 标准
 - 5000V 人体模型 (A114-B, II 类)
 - 1000-V 充电器件模型 (C101)
- IEC ESD 性能
 - 针对 VBUS/DP_CON/DM_CON/ID_CON 接地 (GND) 的±8kV 接触放电 (IEC 61000-4-2)
- VBUS/DP_CON/DM_CON 上的冲击保护
 - 无需外部组件的 USB 连接器引脚

应用范围

- 手机与智能电话
- 平板电脑
- 数码相机与摄像机
- 全球卫星定位 (GPS) 导航系统
- 具有 USB/UART 的微型 USB 接口

典型应用图



订购信息⁽¹⁾

T _A	封装(2)		可订购部件号	正面标记
–40°C 至 85°C	超薄四方扁平无引线封装 (uQFN) 0.4-mm 引脚中心距 - RSV	卷带封装	TSU6111ARSVR	ZTN

- (1) 要获得最新的封装和订购信息,请见本文档末尾的封装选项附录,或者浏览 TI 网站 www.ti.com。
- (2) 封装图样、热数据和符号可登录 www.ti.com/packaging 获取。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




说明


TSU6111A 是一款支持阻抗侦测的高性能差分自主 SP2T 开关。 此开关支持对多种通过 DP,DM,和 ID 所连接的附件的侦测。 此充电器侦测满足 USB 充电器规格 v1.1 并且 V_{BUS_IN} 具有一个 28V 的容压以消除对外部保护的需要。 当附加在一个充电器上时,通过系统的 VBAT 或者 V_{BUS_IN} 为这个器件供电。

SP2T 开关由自动侦测逻辑电路或者通过 I^2C 的手动配置进行控制。 当使用 USB 或者 UART 线缆来测试开发和制造中的器件时,JIG 和 BOOT 引脚被启用。 TSU6111A 具有开漏 JIG 输出(低电平有效)。

BLOCK DIAGRAM



SWITCH MATRIX







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PINOUT DIAGRAM (TOP VIEW) 16 13 DM_HOST 12 GND DP_HOST SDA 11 TxD 3 10 SCL RxD 9 INTB V_{ррі}о BOOT 9

PIN FUNCTIONS

	PIN	1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	DM_HOST	1/0	USB DM connected to host
2	DP_HOST	1/0	USB DP connected to host
3	TxD	I/O	UART Tx
4	RxD	I/O	UART Rx
5	VBAT	_	Connected to battery
6	BOOT	0	BOOT mode out (push-pull). Used for factory test modes.
7	JIG	0	JIG detection JIG detection (Open-drain). Used for factory test modes
8	VDDIO	0	I/O voltage reference
9	INTB	0	Interrupt to host (push-pull)
10	SCL	_	I2C clock
11	SDA	I/O	I2C data
12	GND		Ground
13	VBUS_IN	_	VBUS connected to USB receptacle
14	DM_CON	1/0	USB DM connected to USB receptacle
15	DP_CON	I/O	USB DP connected to USB receptacle
16	ID_CON	I/O	USB ID connected to USB receptacle



ABSOLUTE MAXIMUM RATINGS(1)(2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{BUS}	Supply voltage from USB connector	r	-0.5	28	V
V _{BAT}	Supply voltage from battery		-0.5	6.0	V
V_{DDIO}	Logic supply voltage		-0.5	4.6	V
V _{ID_CON}	ID Connector voltage		-0.5	V _{BAT} +0.5	V
V _{USBIO}	Switch I/O voltage range	USB Switch	-0.5	V _{BAT} +0.5	V
V _{UARTIO}	Switch I/O voltage range	UART Switch	-0.5	V _{BAT} +0.5	V
V_{JIG}	JIG voltage		-0.5	V _{BAT} +0.5	V
V _{LOGIC_O}	Voltage applied to logic output (SC	L, SDA, INTB, BOOT)	-0.5	4.6	V
I _K	Analog port diode current		-50	50	mA
I _{SW-DC}	ON-state continuous switch curren		-60	60	mA
I _{SW}	ON-state peak switch current PEA	<	-150	150	mA
I _{IK}	Digital logic input clamp current	V _{DDIO} < 0		-50	mA
I _{LOGIC_O}	Continuous current through logic o	-50	50	mA	
I _{GND}	Continuous current through GND		100	mA	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

THERMAL IMPEDANCE RATINGS

				UNIT
θЈА	Package thermal impedance	RSV package	184	°C/W

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.



SUMMARY OF TYPICAL CHARACTERISTICS

AMBIENT TEMPERATURE = 25°C	USB/UART PATH
Number of channels	2
ON-state resistance (r _{on})	8 Ω
ON-state resistance match (Δr _{on})	0.5 Ω
ON-state resistance flatness (r _{on(flat)})	0.5 Ω
Turn-on/turn-off time (t _{ON} /t _{OFF})	95 μs/ 3.5 μs
Bandwidth (BW)	920 MHz
OFF isolation (O _{ISO})	-26 dB at 250 MHz
Crosstalk (X _{TALK})	-32 dB at 250 MHz
Leakage current (I _{IO(ON)})	50 nA

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V _{BUS_IN}	VBUS voltage	4.0	6.5	V
V_{BAT}	VBAT voltage	3.0	4.4	V
V_{DDIO}	VDDIO voltage	1.65	3.6	V
ID_CON_Cap	ID_CON capacitance		1	nF
USB_I/O	USB path signal range	0	3.6	V
Temperature	Operating Temperature	-40	85	°C



ELECTRICAL SPECIFICATION

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	MAX	UNIT				
DIGITAL SIGNALS – I2C INTERFACE (SCL and SDA)									
V_{DDIO}	Logic and I/O supply voltage		1.65	3.6	V				
V _{IH}	High-level input voltage		$V_{DDIO} \times 0.7$	V_{DDIO}	V				
V_{IL}	Low-level input voltage		0	$V_{\rm DDIO} \times 0.3$	V				
V _{OH}	High-level output voltage	$I_{OH} = -3 \text{ mA}$	$V_{DDIO} \times 0.7$		V				
V _{OL}	Low-level output voltage	I _{OL} = 3 mA		0.4	V				
f _{SCL}	SCL frequency			400	kHz				
JIG OUTP	PUT (TSU6111A – OPEN-DRAIN OUT	PUT, ACTIVE LOW)							
V _{OL}	Low-level output voltage	I _{OL} = 10 mA, V _{BAT} = 3.0 V		0.5	V				
INTB AND BOOT (PUSH-PULL OUTPUT)									
V _{OH}	High-level output voltage	$I_{OH} = -4 \text{ mA}$, $V_{DDIO} = 1.65 \text{ V}$	1.16	V_{DDIO}	V				
V _{OL}	Low-level output voltage	I _{OL} = 4 mA , V _{DDIO} = 1.65 V	0	0.33	V				

ELECTRICAL SPECIFICATIONS(1)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TOTAL SWITE	CH CURRENT CONSUMPTION					
I _{BAT(Standby)}	V _{BAT} Standby current consumption	V _{BUS} = 0 V, Idle state		25	30	μΑ
I _{DD(Operating)}	V _{BAT} Operating current consumption	V _{BUS_IN} = 0 V, USB switches ON		45	75	μΑ
VOLTAGE PR	OTECTION	,				
.,	V _{BUS} under voltage +	Voltage is rising		2.85		V
V_{VBUS_UVLO}	V _{BUS} under voltage-	Voltage is falling		2.55		V
	V _{BUS} under voltage +	Voltage is rising		2.65		V
V_{VBAT_UVLO}	V _{BUS} under voltage-	Voltage is falling		2.45		V
V _{VDDIO_UVLO}	V _{BUS} under voltage +	Voltage is rising		1.30		
	V _{BUS} under voltage-	Voltage is falling		1.05		V

⁽¹⁾ V_O is equal to the asserted voltage on DP_CON and DM_CON pins. V_I is equal to the asserted voltage on DP_HT and DM_HT pins. I_O is equal to the current on the DP_CON and DM_CON pins. I_I is equal to the current on the DP_HT and DM_HT pins.



USB AND UART SWITCH ELECTRICAL CHARACTERISTICS(1)

over operating free-air temperature range (unless otherwise noted)

	PARAMETI	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
ANALOG SWITCH										
V _{USBIO}	Analog signal range			0		V_{BAT}	V			
r _{ON}	ON-state resistance	DM_HT, DP_HT, DM_CON, DP_CON	V_I = 0 V to 3.6 V, I_O = -2 mA, V_{BAT} = 3.0 V		8	15	Ω			
Δr _{ON}	ON-state resistance match between channels	DM_HT, DP_HT, DM_CON, DP_CON	$V_{I} = 0.4 \text{ V}, I_{O} = -2 \text{ mA}, V_{BAT} = 3.0 \text{ V}$		0.5	2	Ω			
r _{ON(flat)}	ON-state resistance flatness	DM_HT, DP_HT, DM_CON, DP_CON	V_I = 0 V to 3.6 V, I_O = -2 mA, V_{BAT} = 3.0 V		0.5	2	Ω			
I _{IO(OFF)}	V _I or V _O OFF leakage cur	rent	$V_{I} = 0.3 \text{ V}, V_{O} = 2.7 \text{ V or}$ $V_{I} = 2.7 \text{ V}, V_{O} = 0.3 \text{ V},$ $V_{BAT} = 4.4 \text{ V}, \text{Switch OFF}$		45	200	nA			
I _{IO(ON)}	V _O ON leakage current		V_I = OPEN, V_O = 0.3 V or 2.7 V, V_{BAT} = 4.4 V, Switch ON		50	200	nA			
DYNAM	IC									
t _{ON}	Turn-ON time	From receipt of I ² C ACK bit	V_I or $V_O = V_{BAT}$, $R_L = 50 \Omega$, $C_L = 35 pF$		95		μs			
t _{OFF}	Turn-OFF time	From receipt of I ² C ACK bit	V_I or $V_O = V_{BAT}$, $R_L = 50 \Omega$, $C_L = 35 pF$		3.5		μs			
C _{I(OFF)}	V _I OFF capacitance		DC bias = 0 V or 3.6 V, f = 10 MHz, Switch OFF		4		pF			
C _{O(OFF)}	V _O OFF capacitance		DC bias = 0 V or 3.6 V, f = 10 MHz, Switch OFF	7		pF				
C _{I(ON)} , C _{O(ON)}	V _I , V _O ON capacitance		DC bias = 0 V or 3.6 V, f = 10 MHz, Switch ON		9		pF			
BW	Bandwidth		$R_L = 50 \Omega$, Switch ON		920		MHz			
O _{ISO}	OFF Isolation		$f = 240 \text{ MHz}, R_L = 50 \Omega, \text{ Switch OFF}$		-26		dB			
X _{TALK}	Crosstalk		$f = 240 \text{ MHz}, R_L = 50 \Omega$		-32		dB			

⁽¹⁾ V_O is equal to the asserted voltage on DP_CON and DM_CON pins. V_I is equal to the asserted voltage on DP_HT and DM_HT pins. I_O is equal to the current on the DP_CON and DM_CON pins. I_I is equal to the current on the DP_HT and DM_HT pins.



GENERAL OPERATION

The TSU6111A will automatically detect accessories plugged into the phone via the mini/micro USB 5 pin connector. The type of accessory detected will be stored in I²C registers within the TSU6111A for retrieval by the host. The TSU6111A has a network of switches that are automatically opened and closed based on the accessory detection. See Table 1 for details of which switches are open during each mode of operation. The TSU6111A also offers a manual switching mode that allows the host processor to decide which switches should be opened and closed. The manual switching settings are executed through the I²C interface.

STANDBY MODE

Standby mode is the default mode upon power up and occurs when no accessory has been detected. During this mode, the VBUS and ID lines are continually monitored through comparators to determine when an accessory is inserted. Power consumption is minimal during standby mode.

POWER SUPERVISOR


TSU6111A uses VBAT as the primary supply voltage. VBUS is the secondary supply. VDDIO is used for I²C communication.

Table 1. Function Table

	TSU6111A											
VBAT	VBUS	VDDIO	DETECTION	I2C	COMMENTS							
Yes	No	No	Enabled	Not enabled	VBAT is supply							
Yes	Yes	No	Enabled	Not enabled	VBAT is supply							
Yes	No	Yes	Enabled	Enabled Enabled								
Yes	Yes	Yes	Enabled	Enabled	VBAT is supply							
No	Yes	No	Enabled	Not enabled	VBUS is supply							
No	Yes	Yes		Not valid								
No	No	Yes	Not valid									
No	No	No		Power Down Reset								



EYE DIAGRAM USB 2.0 HIGH SPEED





ACCESSORY ID DETECTION

If V_{BUS_IN} is high and the attachment is not a charger, then determine the impedance on the ID pin. If V_{BUS_IN} is low and an accessory is attached, then use an ADC for impedance sensing on the ID pin to identify which accessory is attached.

IMPEDANCE BUCKETS FOR EACH ACCESSORY

In order to implement ID detection, each accessory should contain a ID impedance resistor value (refer to Table 2) which has a 5% tolerance accuracy.

Table 2. Accessory ID and Switch States

	DETECTED	RESISTOR		SWITCH	STATE	FACTO	RY CABLE
ACCCESSORY	IMPEDANCE	TOLERANCE	ADC VALUE	DP	/DM	"0	DOOT
	ON ID	(%)	VALUE	USB	UART	JIG	воот
OTG	0	_	0	ON	OFF	OFF	OFF
MHL	1K	5%	0	OFF	OFF	OFF	OFF
Audio Device Type 3	28.7K	5%	1110	OFF	OFF	OFF	OFF
Reserved Accessory #1	34K	5%	1111	OFF	OFF	OFF	OFF
Reserved Accessory #2	40.2K	5%	10000	OFF	OFF	OFF	OFF
Reserved Accessory #3	49.9K	5%	10001	OFF	OFF	OFF	OFF
Reserved Accessory #4	64.9K	5%	10010	OFF	OFF	OFF	OFF
Audio Device Type 2	80.27K	5%	10011	OFF	OFF	OFF	OFF
Phone Powered Device	102K	5%	10100	OFF	ON	OFF	OFF
TTY Converter	121K	5%	10101	OFF	OFF	OFF	OFF
UART Cable	150K	5%	10110	OFF	ON	OFF	OFF
Type 1 Charger	200K	5%	10111	OFF	OFF	OFF	OFF
Factory Mode Cable - Boot Off USB	255K	5%	11000	ON	OFF	ON	OFF
Factory Mode Cable - Boot On USB	301K	5%	11001	ON	OFF	ON	ON
Audio/Video Cable	365K	5%	11010	OFF	OFF	OFF	OFF
Type 2 Charger	442K	5%	11011	OFF	OFF	OFF	OFF
Factory Mode Cable - Boot Off UART	523K	5%	11100	OFF	ON	ON	OFF
Factory Mode Cable - Boot On UART	619K	5%	11101	OFF	ON	ON	ON
Stereo Headset with Remote (Audio Device Type 1)	1000.07K	10%	11110	OFF	OFF	OFF	OFF
Mono/Stereo Headset (Audio Device Type 1)	1002K	10%	11110	OFF	OFF	OFF	OFF
No ID	_	_	11111	OFF	OFF	OFF	OFF
USB Standard Downstream Port	_	_	11111	ON	OFF	OFF	OFF
USB Charging Downstream Port	_	_	11111	ON	OFF	OFF	OFF
Dedicated Charging Port	_	_	11111	OFF	OFF	OFF	OFF



Power-On Reset

When power (from 0 V) is applied to V_{BAT} , an internal power-on reset holds the TSU6111A in a reset condition until V_{BAT} has reached V_{POR} . Once V_{BAT} has reached V_{POR} , the reset condition is released, and the TSU6111A registers and I^2C state machine initialize to their default states.

After the initial power-up phase, V_{BAT} must be lowered to below 0.2 V and then back up to the operating voltage (V_{DDIO}) for a power-reset cycle.

Software Reset

The TSU6111A has software reset feature.

Hold low both I²C_SCL and I²C_SDA for more than 30ms to reset digital logic of the TSU6111A.

After resetting the digital logic, INTB will keep low until INT_Mask bit of Control register (0x02) is cleared.



Figure 1. Software Reset



Standard I2C Interface Details

The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. The SCL and SDA lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I²C communication with this device is initiated by the master sending a START condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 2). After the start condition, the device address byte is sent, MSB first, including the data direction bit (R/W). This device does not respond to the general call address. After receiving the valid address byte, the device responds with an ACK, a low on the SDA input/output during the high of the ACK-related clock pulse.




Figure 2. Definition of Start and Stop Conditions

The data byte follows the address ACK. The R/W bit is kept low for transfer from the master to the slave. The data byte is followed by an ACK sent from this device. Data is sent only if complete bytes are received and acknowledged. The output data is valid at time (tpv) after the low-to-high transition of SCL, during the clock cycle for the ACK.

On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (START or STOP, see Figure 3).




Figure 3. Bit Transfer

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 2).

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

A slave receiver address must generate an ACK after the reception of each byte. The device that acknowledges has to pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 4). Setup and hold times must be taken into account.






Figure 4. Acknowledgment on I²C Bus

Writes

Data is transmitted to the TSU6111A by sending the device slave address and setting the LSB to a logic 0 (see Figure 5 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. The next byte is written to the specified register on the rising edge of the ACK clock pulse.




Figure 5. Repeated Data Write to a Single Register




Figure 6. Burst Data Write to Multiple Registers

Reads

The bus master must first send the TSU6111A slave address with the LSB set to logic 0. The command byte is sent after the address and determines which register is accessed. After a restart, the device slave address is sent again but, this time, the LSB is set to logic 1. Data from the register defined by the command byte then is sent by the TSU6111A. Data is clocked into the SDA output shift register on the rising edge of the ACK clock pulse (See Figure 7).






Figure 7. Repeated Data Read from a Single Register - Combined Mode




Figure 8. Burst Data Read from Multiple Registers - Combined Mode




Figure 9. Repeated Data Read from a Single Register - Split Mode






Figure 10. Burst Data Read from Multiple Registers – Split Mode

Notes (Applicable to Figure 5-Figure 10):

- SDA is pulled low on Ack. from slave or Ack. from master.
- Register writes always require sub-address write before first data byte.
- Repeated data that writes to a single register continues indefinitely until a Stop or a Re-Start.
- Repeated data reads from a single register continues indefinitely until No Ack. from master.
- Burst data writes start at the specified register address, then advance to the next register address, even to
 the read-only registers. For these registers, data write appears to occur; however, no data is changed by the
 writes. After register 14h is written, writing resumes to register 01h and continues until a Stop or a Re-Start.
- Burst data reads starts at the specified register address, then advances to the next register address. Once register 14h is read, reading resumes from register 01h and continues until No Ack. from master.



I²C Register Map⁽¹⁾⁽²⁾⁽³⁾

ADDR	REGISTER	TYPE	RESET VALUE	BIT7	ВІТ6	BIT5	BIT4	ВІТ3	BIT2	BIT1	BIT0
01h	Device ID	R	00010010			Version I	D			Vendor ID	
02h	Control	R/W	xxx11111				Switch Open	Raw Data	Manual S/W	Wait	INT Mask
03h	Interrupt 1	R	xxxxxx00						<u>'</u>	Detach	Attach
04h	Interrupt 2	R	xx0xx000	CONNECT				ADC_Change			Charging_A/V
05h	Interrupt Mask 1	R/W	xxxxxx00							Detach	Attach
06h	Interrupt Mask 2	R/W	xx0xx000			CONNECT	ADC_Change			Reserved_ Attach	Charging_A/V
07h	ADC	R	xxx11111						ADC Value		
08h	Timing Set 1	R/W	xxxx0000					Device	Wake Up		
09h	Timing Set 2	R/W	0000xxxx		Sw	vitching Wait					
0Ah	Device Type 1	R	00000000	USG OTG	DCP	CDP		UART	USG	Audio Type2	Audio Type1
0Bh	Device Type 2	R	00000000	Audio Type3	Audio/Video	TTY	PPD	JIG_UART_ OFF	JIG_UART_ ON	JIG_USB_OFF	JIG_USB_ON
0Ch	Button 1	R	00000000	7	6	5	4	3	2	1	Send_End
0Dh	Button 2	R	x0000000		Unknown	Error	12	11	10	9	8
13h	Manual S/W 1	R/W	000000xx		D- Switching	9	D+ Switching				
14h	Manual S/W 2	R/W	xxxx00xx					BOOT_SW	JIG-ON		
15h	Device Type 3	R	xxxxxx00							VBUS	MHL

Do not use blank register bits. Write "0" to the blank register bits. Values read from the blank register bits are not defined and invalid.



www.ti.com.cn

Slave Address

NAME	SIZE				DESC	CRIPTION			
NAME	(BITS)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Slave address	8	0	1	0	0	1	0	1	R/W

Device ID Address: 01h

Reset Value: 00010010

Type: Read

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
2-0	Vendor ID	3	A unique number for vendor 010 for Texas Instruments
7-3	Version ID	5	A unique number for chip version 00001b for TSU6111A

Control

Address: 02h

Reset Value: xxx11111 Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	INT Mask	1	0: Unmask interrupt 1: Mask interrupt
1	Wait	1	Wait until host re-sets this bit(WAIT bit) high Wait until Switching timer is expired
2	Manual S/W	1	Manual Switching Automatic Switching
3	RAW Data	1	0: Report the status changes on ID to Host 1: Don't report the status changes on ID
4	Switch Open	1	O: Open all Switches Automatic Switching by accessory status
7-5	Reserved		

ZHCS744A -FEBRUARY 2012-REVISED AUGUST 2012



Interrupt 1 Address: 03h

Reset Value: xxxxxx00 Type: Read and Clear

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	Attach	1	1: Accessory is attached
1	Detach	1	1: Accessory is detached
7-2	Unused	6	Unused

Interrupt 2 Address: 04h

Reset Value:xx0xx000 Type: Read and Clear

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	Charging_A/V	1	1: Charger detected when A/V cable is attached
1	Reserved_Attach	1	1: Reserved Device is attached
2	ADC_Change	1	1: ADC value is changed when RAW data is enabled
4-3	Unused	2	
5	Connect	1	1: Switch is connected(closed)
7-6	Unused	2	



www.ti.com.cn

Interrupt Mask 1

Address: 05h Reset Value:xxxxxx00

Reset Value:xxxxxx00 Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	Attach	1	0: Unmask Attach Interrupt 1: Mask Attach Interrupt
1	Detach	1	0: Unmask Key press Interrupt 1: Mask Detach Interrupt
7-2	Unused	6	Unused

Interrupt Mask 2 Address: 06h

Reset Value:xx0xx000 Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	Charging_A/V	1	0: Unmask A/V_Charging Interrupt 1: Mask A/V_Charging Interrupt
1	Reserved_Attach	1	0: Unmask Reserved_Attach Interrupt 1: Mask Reserved_Attach Interrupt
2	ADC_Change	1	0: Unmask ADC_Change Interrupt 1: Mask ADC_Change Interrupt
4-3	Unused	2	
5	Connect	1	0: Unmask Connect Interrupt 1: Mask Connect Interrupt
7-6	Unused	2	



ADC Value

Address: 07h

Reset Value: xxx11111

Type: Read

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
4-0	ADC value	5	ADC value read from ID
7-5	Unused	3	

Timing Set 1 Address: 08h

Reset Value: xxxx0000 Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
3-0	Device Wake Up	4	Device wake up duration
7-4	Unused	4	

Timing Set 2 Address: 09h

Reset Value: 0000xxxx Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
3-0	Unused	4	
7-4	Switching wait	4	Waiting duration before switching

Time Table⁽¹⁾

SETTING VALUE	DEVICE WAKE UP	SWITCHING WAIT
0000	50 ms	10 ms
0001	100 ms	30 ms
0010	150 ms	50 ms
0011	200 ms	70 ms
0100	300 ms	90 ms
0101	400 ms	110 ms
0110	500 ms	130 ms
0111	600 ms	150 ms
1000	700 ms	170 ms
1001	800 ms	190 ms
1010	900 ms	210 ms
1011	1000 ms	_
1100	-	_
1101	_	_
1110	_	_
1111	_	_

(1) Maximum variation of these timing is ±20%



www.ti.com.cn

Device Type 1 Address: 0Ah

Reset Value: 00000000

Type: Read

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	Audio type 1	1	Audio device type 1
1	Audio type 2	1	Audio device type 2
2	USB	1	USB host
3	UART	1	UART
4	Unused	1	Unused
5	CDP	1	Charging Downstream Port (USB Host Hub Charger)
6	DCP	1	Dedicated Charging Port
7	USB OTG	1	USB on-the-go device

Device Type 2 Address: 0Bh

Reset Value:00000000

Type: Read

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	JIG_USB_ON	1	Factory mode cable
1	JIG_USB_OFF	1	Factory mode cable
2	JIG_UART_ON	1	Factory mode cable
3	JIG_UART_OFF	1	Factory mode cable
4	PPD	1	Phone-powered device
5	TTY	1	TTY converter
6	Audio/Video	1	A/V cable
7	Audio type 3	1	Audio device type 3

ZHCS744A -FEBRUARY 2012-REVISED AUGUST 2012



Button 1 Address: 0Ch

Reset Value: 00000000 Type: Read and Clear

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	Send_End	1	Send_End key is pressed
1	1	1	Number 1 key is pressed
2	2	1	Number 2 key is pressed
3	3	1	Number 3 key is pressed
4	4	1	Number 4 key is pressed
5	5	1	Number 5 key is pressed
6	6	1	Number 6 key is pressed
7	7	1	Number 7 key is pressed

Button 2 Address: 0Dh

Reset Value:x0000000 Type: Read and Clear

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	8	1	Number 8 key is pressed
1	9	1	Number 9 key is pressed
2	10	1	Number 10 key is pressed
3	11	1	Number 11 key is pressed
4	12	1	Number 12 key is pressed
5	Error	1	Error key is pressed
6	Unknown	1	Unknown key is pressed
7	Unused		



www.ti.com.cn

Manual S/W 1 Address: 13h

Reset Value: 000000xx Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
1-0	Unused	2	
4-2	D+ Switching	3	000: Open all switch 001: D+ is connected to D+ of USB port 010: Open all switch 011: D+ is connected to RxD of UART
7-5	D– Switching	3	000: Open all switch 001: D– is connected to D– of USB port 010: Open all switch 011: D– is connected to TxD of UART

Manual S/W 2

Address: 14h

Reset Value: xxxx00xx Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
1-0	Unused	2	
2	JIG	1	TSU6111A: 0: High Impedance 1: GND
3	воот	1	0: Low 1: High
7-4	Unused	4	

Device Type 3 Address: 15h


Reset Value: xxxxxx00

Type: Read

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	MHL	2	MHL device
1	VBUS	1	VBUS valid
7-1	Unused	7	Unused



APPLICATION SCHEMATIC



PIN NAME	PIN NO.	CRITICAL COMPONENT		
		1μF~10μF		
V _{BUS_IN}	13	ESD Protection Diode		
		0.1μF		
V	8	1μF~10μF		
V_{DDIO}	0	0.1μF		
		1μF~10μF		
V_{BAT}	5	Battery		
		0.1μF		
Jig	7	1kΩ		
SCL	10	1kΩ		
SDA	11	1kΩ		
DM_CON	14	2.2Ω		
DIVI_CON	14	ESD Protection Diode		
DD CON	15	2.2Ω		
DP_CON	15	ESD Protection Diode		
ID CON	16	2.2Ω ⁽¹⁾		
ID_CON	10	ESD Protection Diode		

(1) Optional components



SCHEMATIC GUIDELINES

- 1. V_{BUS_IN} , V_{DDIO} , and V_{BAT} require $1\mu F\sim 10\mu F$ and $0.1\mu F$ decoupling capacitors to reduce noise from circuit elements. The capacitors act as a shunt to block off the noise. The $0.1\mu F$ capacitor smoothes out high frequencies and has a lower series inductance. The $1\mu F\sim 10\mu F$ capacitors smoothes out the lower frequencies and has a much higher series inductance. Placing both capacitors will provide better load regulation across the frequency spectrum.
- 2. JIG is an open-drain output and therefore requires a $1k\Omega \sim 10k\Omega$ pull-up resistor to VBAT.
- 3. SCL and SDA require $1k\Omega \sim 10k\Omega$ pull-up resistors to VDDIO to prevent floating inputs.
- 4. V_{BUS_IN} , DM_CON, and DP_CON are recommended to have an external resistor 2.2 Ω to provide extra ballasting to protect the chip and internal circuitry.
 - (a) For ID CON, if there is less stress on the ID pin then the external 2.2 Ω resistor is optional.
- 5. DM_CON, DP_CON, and ID_CON are recommended to have a 1pF external ESD Protection Diode rated for 8kV IEC protection to prevent failure in case of an 8kV IEC contact discharge.
- 6. VBUS_IN is recommended to have a 1pF ~ 10pF external ESD Protection Diode rated for 8kV IEC protection to prevent failure in case of an 8kV IEC contact discharge.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	DESCRIPTION	MIN	MAX	UNIT
V _{BUS_IN}	VBUS voltage	4.0	6.5	V
V_{BAT}	VBAT voltage	3.0	4.4	V
V _{DDIO}	VDDIO voltage	1.65	3.6	V
ID_CON_Cap	ID_CON capacitance		1	nF
USB_I/O	USB path signal range	0	3.6	V
Temperature	Operating Temperature	-40	85	°C





PCB ROUTING GUIDELINES

Routing Guidelines for USB Signal Integrity

- 1. All the USB lines DP_CON, DM_CON, DP_HT, DM_HT, TxD, and RxD
 - Must have 45Ω single ended characteristic impedance
 - Must have 90Ω differential ended impedance
 - To fulfill USB 2.0 requirements
- 2. TSU6111A location
 - Close to the USB connector as possible
 - Keep the distance between the USB controller and the device less than 1 inch
 - Shortening the length of the trace will reduce effect of stray noise and radiate less EMI
- 3. Minimize use of VIAs for USB related signals
 - Differential transmission lines should be matched as close as possible
 - For optimum USB2.0 performance, use no VIAs









REVISION HISTORY

Changes from Original (February 2012) to Revision A

Page



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TSU6111ARSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TSU6111ARSVR	UQFN	RSV	16	3000	177.8	12.4	2.0	2.8	0.7	4.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017




*All dimensions are nominal

ĺ	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	TSU6111ARSVR	UQFN	RSV	16	3000	202.0	201.0	28.0	



ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.



ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司