

# SP3T SWITCH WITH IMPEDANCE DETECTION MICRO-USB SWITCH TO SUPPORT USB, UART, AUDIO, AND CHARGER

Check for Samples: [TSU5511](#)

## FEATURES


- **Compatible Accessories**
  - USB Data Cable
  - UART Cable
  - Charger (Dedicated Charger or Host/Hub Charger)
  - Stereo Headset With Mic
- **Integrated LDOs for  $V_{REF}$  and Mic Bias**
- **USB Path Supports USB 2.0 High Speed**
- **Audio Path Provides Negative Rail Support and Click/Pop Reduction**
- **Supports Factory Test Mode**
- **1.8-V Compatible I<sup>2</sup>C Interface**
- **ESD Performance Tested Per JESD 22**
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

- **ESD Performance DP/DM/ID/ $V_{BUS}$  to GND**
  - $\pm 8$ -kV Contact Discharge (IEC 61000-4-2)
  - $\pm 15$ -kV Air Gap Discharge (IEC 61000-4-2)

## APPLICATIONS

- Cellular Telephones

**YZP PACKAGE  
(LASER SCRIBE VIEW)**



**PIN ASSIGNMENTS**

	A	B	C	D	E
4	MIC	ISSET	UART_TX	USB_DM	USB_DP
3	R2.2K	$\overline{\text{INT}}$	UART_RX	ID	DP
2	SDA	SCL	DSS	GND	DM
1	CLDO	$V_{SUPPLY}$	AUDIO_R	AUDIO_L	$V_{BUS}$

## DESCRIPTION

The TSU5511 is designed to interface the cell phone UART, USB, and audio chips with external peripherals via a micro-USB connector. The switch features impedance detection for identification of various accessories that are attached through DP and DM of the micro-USB port. When an accessory is plugged into the micro-USB port, the switch uses a detection mechanism to identify the accessory (see [State Machine](#) for details). It will then switch to the appropriate channel—data, audio, or UART.

The TSU5511 has an I<sup>2</sup>C interface for communication with the cellphone baseband or applications processor. An interrupt is generated when anything plugged into the micro-USB is detected. Another interrupt is generated when the device is unplugged.

**Table 1. ORDERING INFORMATION**

$T_A$	PACKAGE <sup>(1)</sup> (2)		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	WCSP – YZP (0.5-mm pitch)	Tape and reel	TSU5511YZPR	A62

(1) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**Table 2. SUMMARY OF TYPICAL CHARACTERISTICS**


$$T_A = 25^\circ\text{C}$$

	USB PATH	UART PATH	AUDIO PATH	MIC PATH
Number of switches	2	2	2	1
ON-state resistance ( $r_{ON}$ )	4.5 $\Omega$	37 $\Omega$	3.8 $\Omega$	9 $\Omega$
ON-state resistance match ( $\Delta r_{ON}$ )	1 $\Omega$	2 $\Omega$	1 $\Omega$	N/A
ON-state resistance flatness ( $r_{ON(flat)}$ )	0.5 $\Omega$	20 $\Omega$	0.1 $\Omega$	0.5 $\Omega$
Turn-on/turn-off time ( $t_{ON}/t_{OFF}$ )	1 ms	1 ms	1 ms	1 ms
Bandwidth (BW)	830 MHz	295 MHz	788 MHz	573 MHz
OFF isolation ( $O_{ISO}$ )	-20 dB	-100 dB	-100 dB	-37 dB
Crosstalk ( $X_{TALK}$ )	-42 dB	-98 dB	-120 dB	-125 dB
Total harmonic distortion (THD)	N/A	N/A	0.087%	0.07%
Leakage current ( $I_{NO(OFF)}/I_{NC(OFF)}$ )	25 nA	100 nA	25 nA	5 nA
Package options	YZP package, 0.5-mm pitch			

### BLOCK DIAGRAM



### SWITCH MATRIX BLOCK DIAGRAM



**TERMINAL FUNCTIONS**

<b>TERMINAL</b>		<b>TYPE</b>	<b>DESCRIPTION</b>
<b>NAME</b>	<b>NO.</b>		
AUDIO_L	D1	I/O	Stereo audio left channel
AUDIO_R	C1	I/O	Stereo audio right channel
CLDO	A1	O	Capacitor connection for LDO noise filtering
DM	E2	I/O	Common I/O port for USB, UART, Audio. Connected to USB receptacle.
DP	E3	I/O	Common I/O port for USB, UART, Audio. Connected to USB receptacle.
DSS	C2	I	Pulldown or pullup resistor connection to determine default switch
GND	D2	GND	Ground
ID	D3	I/O	Common I/O port for microphone, ID detection
$\overline{\text{INT}}$	B3	O	Open-drain interrupt output. Connect an external pullup resistor.
ISSET	B4	O	Output to charger for high-current charging mode. Open-drain output.
MIC	A4	I/O	Microphone signal
R2.2K	A3	I	2.21 k $\Omega$ connection for microphone bias
SCL	B2	I	I <sup>2</sup> C clock input. Connect an external pullup resistor.
SDA	A2	I/O	I <sup>2</sup> C data. Connect an external pullup resistor.
UART_RX	C3	I/O	UART receive data
UART_TX	C4	I/O	UART transmit data
USB_DM	D4	I/O	USB D– connected to host
USB_DP	E4	I/O	USB D+ connected to host
V <sub>BUS</sub>	E1	I	V <sub>BUS</sub> power supply from USB receptacle
V <sub>SUPPLY</sub>	B1	I	2.8-V to 4.4-V battery supply voltage

## ABSOLUTE MAXIMUM RATINGS<sup>(1) (2)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>BUS</sub>	Supply voltage from USB connector		−0.5	28	V
V <sub>SUPPLY</sub>	Supply voltage from battery		−0.5	6	V
V <sub>USBIO</sub>	Switch I/O voltage range	USB switch	−0.5	V <sub>SUPPLY</sub> +0.5	V
V <sub>UARTIO</sub>		UART switch	−0.5	V <sub>SUPPLY</sub> +0.5	V
V <sub>AUDIO</sub>		Audio switch	−1.5	V <sub>SUPPLY</sub> +0.5	V
V <sub>MICIO</sub>		Mic switch	−0.5	V <sub>SUPPLY</sub> +0.5	
V <sub>LOGICIO</sub>	Logic input, output and I/O voltage ranges	DSS, SCL, SDA	−0.5	V <sub>SUPPLY</sub> +0.5	V
I <sub>BUS</sub>	Input current on V <sub>BUS</sub> pin			100	mA
I <sub>SUPPLY</sub>	Input current on V <sub>SUPPLY</sub> pin			100	mA
I <sub>GND</sub>	Continuous current through GND			100	mA
I <sub>K</sub>	Analog port diode current		−50	50	mA
I <sub>SW-DC</sub>	ON-state continuous switch current		−60	60	mA
I <sub>SW-PEAK</sub>	ON-state peak switch current		−150	150	mA
I <sub>IK</sub>	Digital logic input clamp current	V <sub>L</sub> < 0		−50	mA
I <sub>LOGIC_O</sub>	Continuous current through logic output			50	mA
T <sub>std</sub>	Storage temperature range		−65	150	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

## THERMAL IMPEDANCE RATINGS

		UNIT
θ <sub>JA</sub>	Package thermal impedance	YZP package
		75.5
		°C/W

## RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V <sub>BUS</sub>	Supply voltage from USB connector	4.35	6.7	V
V <sub>SUPPLY</sub>	Supply voltage from battery	2.8	4.4	V
V <sub>USBIO</sub>	Switch I/O voltage range	0	3.6	V
V <sub>UARTIO</sub>		0	V <sub>SUPPLY</sub>	
V <sub>AUDIO</sub>		–1.3	1.3	
V <sub>MICIO</sub>		0	2.3	
V <sub>LOGICIO</sub>	Logic input, output and I/O voltage ranges	0	V <sub>SUPPLY</sub>	V
I <sub>SW-DC</sub>	ON-state continuous switch current			mA
I <sub>SWPEAK</sub>	ON-state peak switch current			mA
T <sub>A</sub>	Ambient temperature	–40	85	°C

## ELECTRICAL CHARACTERISTICS

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ , typical values are at  $V_{\text{SUPPLY}} = 3.6\text{ V}$ ,  $V_{\text{BUS}} = 5\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{\text{SUPPLY}}$ supply current	$I_{\text{VSUPPLY}}$	$V_{\text{SUPPLY}} = 4.2\text{ V}$ , $V_{\text{BUS}} = 0\text{ V}$ , $\text{ADC\_EN} = 0$ ,	$\text{CP\_EN} = 0$ , $\text{SEMREN} = 0$		6	10	$\mu\text{A}$
			$\text{CP\_EN} = 0$ , $\text{SEMREN} = 1$		6	10	
			$\text{CP\_EN} = 1$ , $\text{SEMREN} = 1$		60	70	
$V_{\text{BUS}}$ supply current	$I_{\text{VBUS}}$	$V_{\text{SUPPLY}} = 3.6\text{ V}$ , $V_{\text{BUS}} = 5\text{ V}$ , $\text{ADC\_EN} = 0$ ,	$\text{CP\_EN} = 0$ , $\text{SEMREN} = 0$		45	60	$\mu\text{A}$
			$\text{CP\_EN} = 0$ , $\text{SEMREN} = 1$		45	60	
			$\text{CP\_EN} = 1$ , $\text{SEMREN} = 1$		80	98	
$V_{\text{BUS}}$ detect threshold	$V_{\text{BUSDET}}$	$V_{\text{BUS}} = 0$ to $5\text{ V}$ , read the INT		3	3.5	4	V
Microphone removal threshold	$V_{\text{MRCOMP}}$	Ramp ID down, read the INT	LDO voltage = $2.6\text{ V}$		2.2		V
			LDO voltage = $2.3\text{ V}$		1.95		
SEND/END threshold	$V_{\text{SECOMP}}$	LDO voltage = $2.3$ or $2.6\text{ V}$ , ramp ID up from $0\text{ V}$ , read the INT			0.15		V
ID resistance 1	$R_{\text{ID1}}$	$\text{ID\_200} = 1$ , $V_{\text{SUPPLY}} = 3.6\text{ V}$		160	200	240	$\text{k}\Omega$
ID resistance 2	$R_{\text{ID2}}$	$\text{ID\_620} = 1$ , $V_{\text{SUPPLY}} = 3.6\text{ V}$		496	620	744	$\Omega$

## LDO ELECTRICAL CHARACTERISTICS

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ , typical values are at  $V_{\text{SUPPLY}} = 3.6\text{ V}$ ,  $V_{\text{BUS}} = 5\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Input voltage	$V_{\text{BUS}}$			4.35	5	6.7	V
	$V_{\text{SUPPLY}}$			2.8		4.4	
Output voltage	$V_{\text{OUT-26}}$	$I_O = 0\text{ mA}$		2.54	2.6	2.65	V
	$V_{\text{OUT-23}}$			2.2	2.3	2.35	
Max output current	$I_{\text{O-26}}$	Measured at R2.2K pin				10	$\mu\text{A}$
	$I_{\text{O-23}}$					500	
Power supply rejection	$\text{PSR}_{217}$	$V_{\text{OUT}} = 2.3\text{ V}$ , $V_{\text{SUPPLY}} = 3.2\text{ V}$ , $I_O = 150$ to $450\text{ }\mu\text{A}$ ,	$f = 217\text{ Hz}$		-50		dB
	$\text{PSR}_{1k}$		$f = 1\text{ kHz}$		-42		
Integrated output noise	$e_{\text{n-OUT}}$	$V_{\text{OUT}} = 2.3\text{ V}$ , $V_{\text{SUPPLY}} = 3.2\text{ V}$ , $I_O = 150$ to $450\text{ }\mu\text{A}$ ,	$f = 20\text{ Hz}$ to $20\text{ kHz}$ (A-weighted)		1	50	$\mu\text{V}$
Rise time 1	$t_{r1}$	$I_O = 20\text{ }\mu\text{A}$ , R2.2K = $0$ to $2.6\text{ V}$			178		ms
Rise time 2	$t_{r2}$	$I_O = 20\text{ }\mu\text{A}$ , R2.2K = $2.3$ to $2.6\text{ V}$			260		ms
Fall time	$t_f$	$I_O = 0\text{ }\mu\text{A}$ , R2.2K = $2.6$ to $2.3\text{ V}$			2.5		ms

## USB SWITCH ELECTRICAL CHARACTERISTICS FOR 2.8 V to 4.4 V SUPPLY

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ , typical values are at  $V_{\text{SUPPLY}} = 3.6\text{ V}$ ,  $V_{\text{BUS}} = 5\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Analog Switch							
Analog signal range	V <sub>USBIO</sub>			0		3.6	V
ON-state resistance	r <sub>ON</sub>	V <sub>I</sub> = 0 V to 3.6 V, I <sub>O</sub> = −2 mA,	V <sub>SUPPLY</sub> = 3.0 V, CP_EN = 1, Switch ON		4.5	10	Ω
ON-state resistance match between channels	Δr <sub>ON</sub>	V <sub>I</sub> = 0.4 V, I <sub>O</sub> = −2 mA,	V <sub>SUPPLY</sub> = 3.0 V, CP_EN = 1, Switch ON		1	1.5	Ω
ON-state resistance flatness	r <sub>ON(flat)</sub>	V <sub>I</sub> = 0 V to 3.6 V, I <sub>O</sub> = −2 mA, V <sub>SUPPLY</sub> = 3.0 V	CP_EN = 1, Switch ON		0.5	1	Ω
V <sub>I</sub> or V <sub>O</sub> OFF leakage current <sup>(1)</sup>	I <sub>IO(OFF)</sub>	V <sub>I</sub> = 0.3 V, V <sub>O</sub> = 2.5 V or V <sub>I</sub> = 2.5 V, V <sub>O</sub> = 0.3 V,	V <sub>SUPPLY</sub> = 4.4 V, Switch OFF		25	360	nA
V <sub>O</sub> ON leakage current <sup>(1)</sup>	I <sub>IO(ON)</sub>	V <sub>I</sub> = OPEN, V <sub>O</sub> = 0.3 V or 2.5 V,	V <sub>SUPPLY</sub> = 4.4 V, CP_EN = 1, Switch ON		10	360	nA
Dynamic							
Turn-ON time	t <sub>ON</sub>	V <sub>I</sub> or V <sub>O</sub> = V <sub>SUPPLY</sub> , R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 35 pF	CP_EN = 1 From receipt of I <sup>2</sup> C ACK bit		1		ms
Turn-OFF time	t <sub>OFF</sub>	V <sub>I</sub> or V <sub>O</sub> = V <sub>SUPPLY</sub> , R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 35 pF,	CP_EN = 0 From receipt of I <sup>2</sup> C ACK bit		1		ms
V <sub>I</sub> OFF capacitance <sup>(1)</sup>	C <sub>I(OFF)</sub>	DC bias = 0 V or 3.6 V f = 10 MHz,	CP_EN = 0, Switch OFF		6.5		pF
V <sub>O</sub> OFF capacitance <sup>(1)</sup>	C <sub>O(OFF)</sub>	DC bias = 0 V or 3.6 V f = 10 MHz,	CP_EN = 0, Switch OFF		3		pF
V <sub>I</sub> , V <sub>O</sub> ON capacitance <sup>(1)</sup>	C <sub>I(ON)</sub> , C <sub>O(ON)</sub>	DC bias = 0 V or 3.6 V f = 10 MHz,	CP_EN = 1, Switch ON		9		pF
Bandwidth	BW	R <sub>L</sub> = 50 Ω,	CP_EN = 1, Switch ON		830		MHz
OFF Isolation	O <sub>ISO</sub>	f = 240 MHz, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 20 pF,	CP_EN = 0, Switch OFF		−20		dB
Crosstalk	X <sub>TALK</sub>	f = 240 MHz, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 20 pF,	CP_EN = 1, Switch ON		−42		dB

(1)  $V_I$  = voltage asserted on DP and DM pins.  $V_O$  = voltage asserted on USB\_DP and USB\_DM pins.  $I_O$  = current on the USB\_DP or USB\_DM pins.

## UART SWITCH ELECTRICAL CHARACTERISTICS FOR 2.8 V to 4.4 V SUPPLY

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ , typical values are at  $V_{\text{SUPPLY}} = 3.6\text{ V}$ ,  $V_{\text{BUS}} = 5\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Analog Switch							
Analog signal range	V <sub>UARTIO</sub>			0	V <sub>SUPPLY</sub>		V
ON-state resistance	r <sub>ON</sub>	V <sub>I</sub> = 0 V to 2.8 V, I <sub>O</sub> = −2 mA,	V <sub>SUPPLY</sub> = 2.8 V, CP_EN = 1, Switch ON		37	61	Ω
ON-state resistance match between channels	Δr <sub>ON</sub>	V <sub>I</sub> = 0.4 V, I <sub>O</sub> = −2 mA,	V <sub>SUPPLY</sub> = 2.8 V, Switch ON		2	3.5	Ω
ON-state resistance flatness	r <sub>ON(flat)</sub>	V <sub>I</sub> = 0 V to 2.8 V, I <sub>O</sub> = −2 mA, V <sub>SUPPLY</sub> = 2.8 V	Switch ON		20	27	Ω
V <sub>I</sub> or V <sub>O</sub> OFF leakage current <sup>(1)</sup>	I <sub>IO(OFF)</sub>	V <sub>I</sub> = 0.3 V, V <sub>O</sub> = 3.3 V or V <sub>I</sub> = 3.3 V, V <sub>O</sub> = 0.3 V,	V <sub>SUPPLY</sub> = 3.6 V, Switch OFF		100	360	nA
V <sub>O</sub> ON leakage current <sup>(1)</sup>	I <sub>IO(ON)</sub>	V <sub>I</sub> = OPEN, V <sub>O</sub> = 0.3 V or 3.3 V,	V <sub>SUPPLY</sub> = 3.6 V, CP_EN = 1, Switch ON		100	360	nA
Dynamic							
Turn-ON time	t <sub>ON</sub>	V <sub>I</sub> or V <sub>O</sub> = V <sub>SUPPLY</sub> , R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 35 pF	From receipt of I <sup>2</sup> C ACK bit		1		ms
Turn-OFF time	t <sub>OFF</sub>	V <sub>I</sub> or V <sub>O</sub> = V <sub>SUPPLY</sub> , R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 35 pF	From receipt of I <sup>2</sup> C ACK bit		1		ms
V <sub>I</sub> OFF capacitance <sup>(1)</sup>	C <sub>I(OFF)</sub>	DC bias = 0 V or V <sub>SUPPLY</sub> , f = 10 MHz,	Switch OFF		6.5		pF
V <sub>O</sub> OFF capacitance <sup>(1)</sup>	C <sub>O(OFF)</sub>	DC bias = 0 V or V <sub>SUPPLY</sub> , f = 10 MHz,	Switch OFF		8		pF
V <sub>I</sub> , V <sub>O</sub> ON capacitance <sup>(1)</sup>	C <sub>I(ON)</sub> , C <sub>O(ON)</sub>	DC bias = 0 V or V <sub>SUPPLY</sub> , f = 10 MHz,	Switch ON		22		pF
Bandwidth	BW	R <sub>L</sub> = 50 Ω,	Switch ON		295		MHz
OFF Isolation	O <sub>ISO</sub>	f = 250 kHz, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 20 pF,	Switch OFF		−100		dB
Crosstalk	X <sub>TALK</sub>	f = 250 kHz, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 20 pF,	Switch ON		−98		dB

(1)  $V_I$  = voltage asserted on DP and DM pins.  $V_O$  = voltage asserted on UART\_RX and UART\_TX pins.  $I_O$  = current on the UART\_RX and UART\_TX pins.



## AUDIO SWITCH ELECTRICAL CHARACTERISTICS FOR 2.8 V to 4.4 V SUPPLY

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ , typical values are at  $V_{\text{SUPPLY}} = 3.6\text{ V}$ ,  $V_{\text{BUS}} = 5\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Analog Switch							
Analog signal range	V <sub>AUDIOIO</sub>			-1.3		1.3	V
ON-state resistance	r <sub>ON</sub>	V <sub>I</sub> = ±1.3 V, I <sub>O</sub> = -20 mA, V <sub>SUPPLY</sub> = 2.8 V,	AUDIO_L or AUDIO_R, DM or DP		3.8	6	Ω
ON-state resistance match between channels	Δr <sub>ON</sub>	V <sub>I</sub> = 1.3 V, I <sub>O</sub> = -20 mA, V <sub>SUPPLY</sub> = 2.8 V,	AUDIO_L or AUDIO_R, DM or DP		1	1.3	Ω
ON-state resistance flatness	r <sub>ON(flat)</sub>	V <sub>I</sub> = ±1.3 V, I <sub>O</sub> = -20 mA, V <sub>SUPPLY</sub> = 2.8 V,	AUDIO_L or AUDIO_R, DM or DP		0.1	0.25	Ω
V <sub>I</sub> or V <sub>O</sub> OFF leakage current <sup>(1)</sup>	I <sub>IO(OFF)</sub>	V <sub>I</sub> = 0 V, V <sub>O</sub> = 1.3 V or V <sub>I</sub> = 1.3 V, V <sub>O</sub> = 0.3 V,	Switch OFF		25	400	nA
V <sub>O</sub> ON leakage current <sup>(1)</sup>	I <sub>IO(ON)</sub>	V <sub>I</sub> = OPEN, V <sub>O</sub> = ±1.3 V, V <sub>SUPPLY</sub> = 4.4 V,	Switch ON		25	400	nA
Dynamic							
Turn-ON time	t <sub>ON</sub>	V <sub>I</sub> or V <sub>O</sub> = V <sub>SUPPLY</sub> , R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 35 pF	From receipt of I <sup>2</sup> C ACK bit		1		ms
Turn-OFF time	t <sub>OFF</sub>	V <sub>I</sub> or V <sub>O</sub> = V <sub>SUPPLY</sub> , R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 35 pF	From receipt of I <sup>2</sup> C ACK bit		1		ms
V <sub>I</sub> OFF capacitance <sup>(1)</sup>	C <sub>I(OFF)</sub>	DC bias = 0 V or 2.6 V, f = 10 MHz,	Switch OFF		4.5		pF
V <sub>O</sub> OFF capacitance <sup>(1)</sup>	C <sub>O(OFF)</sub>	DC bias = 0 V or 2.6 V , f = 10 MHz,	Switch OFF		6.5		pF
V <sub>I</sub> , V <sub>O</sub> ON capacitance <sup>(1)</sup>	C <sub>I(ON)</sub> , C <sub>O(ON)</sub>	DC bias = 0 V or 2.6 V, f = 10 MHz,	Switch ON		9		pF
Bandwidth	BW	R <sub>L</sub> = 50 Ω,	Switch ON		788		MHz
OFF Isolation	O <sub>ISO</sub>	f = 20 kHz, R <sub>L</sub> = 50 Ω,	Switch OFF		-100		dB
Crosstalk	X <sub>TALK</sub>	f = 20 kHz, R <sub>L</sub> = 50 Ω,	Switch ON		-120		dB
Total harmonic distortion	THD	R <sub>L</sub> = 16 Ω, C <sub>L</sub> = 20 pF, f = 20 Hz to 20 kHz, 2.6 V <sub>pp</sub>			0.087	0.12	%

(1)  $V_O$  = voltage asserted on DP and DM pins.  $V_I$  = voltage asserted on AUDIO\_R and AUDIO\_L pins.  $I_O$  = current on the DP and DM pins.

## MIC SWITCH ELECTRICAL CHARACTERISTICS FOR 2.8 V to 4.4 V SUPPLY

$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ , typical values are at  $V_{\text{SUPPLY}} = 3.6\text{ V}$ ,  $V_{\text{BUS}} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Analog Switch							
Analog signal range	V <sub>MICIO</sub>			0		2.3	V
ON-state resistance	r <sub>ON</sub>	V <sub>I</sub> = 2.3 V, I <sub>O</sub> = −2 mA, V <sub>SUPPLY</sub> = 2.8 V,	MIC ID		9	12	Ω
ON-state resistance flatness	r <sub>ON(flat)</sub>	V <sub>I</sub> = 2.3 V , I <sub>O</sub> = −2 mA, V <sub>SUPPLY</sub> = 2.8 V	MIC ID		0.5	1	Ω
V <sub>I</sub> or V <sub>O</sub> OFF leakage current <sup>(1)</sup>	I <sub>IO(OFF)</sub>	V <sub>I</sub> = 0.3 V, V <sub>O</sub> = 2.3 V or V <sub>I</sub> = 2.3 V, V <sub>O</sub> = 0.3 V, V <sub>SUPPLY</sub> = 4.4 V	Switch OFF		5	200	nA
V <sub>O</sub> ON leakage current <sup>(1)</sup>	I <sub>IO(ON)</sub>	V <sub>I</sub> = OPEN V <sub>O</sub> = 0.3 V or 2.5 V V <sub>SUPPLY</sub> = 4.4 V	Switch ON		2	200	nA
Dynamic							
Turn-ON time	t <sub>ON</sub>	V <sub>I</sub> or V <sub>O</sub> = V <sub>SUPPLY</sub> , R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 35 pF	From receipt of I <sup>2</sup> C ACK bit		1		ms
Turn-OFF time	t <sub>OFF</sub>	V <sub>I</sub> or V <sub>O</sub> = V <sub>SUPPLY</sub> , R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 35 pF	From receipt of I <sup>2</sup> C ACK bit		1		ms
V <sub>I</sub> OFF capacitance <sup>(1)</sup>	C <sub>I(OFF)</sub>	DC bias = 0 V or 3.6 V, f = 10 MHz,	Switch OFF		6		pF
V <sub>O</sub> OFF capacitance <sup>(1)</sup>	C <sub>O(OFF)</sub>	DC bias = 0 V or 3.6 V , f = 10 MHz,	Switch OFF		6		pF
V <sub>I</sub> , V <sub>O</sub> ON capacitance <sup>(1)</sup>	C <sub>I(ON)</sub> , C <sub>O(ON)</sub>	DC bias = 0 V or 3.6 V, f = 10 MHz,	Switch ON		12		pF
Bandwidth	BW	R <sub>L</sub> = 50 Ω,	Switch ON		573		MHz
OFF Isolation	O <sub>ISO</sub>	f = 20 kHz, R <sub>L</sub> = 50 Ω,	Switch OFF		−37		dB
Crosstalk	X <sub>TALK</sub>	f = 20 kHz to audio input, R <sub>L</sub> = 50 Ω,	Switch ON		−125		dB
Total harmonic distortion	THD	R <sub>L</sub> = 600 Ω, C <sub>L</sub> = 20 pF, f = 20 Hz to 20 kHz, 2.6 V <sub>pp</sub>			0.07	0.075	%

(1)  $V_I$  = voltage asserted on the ID pin.  $V_O$  = voltage asserted on MIC pin.  $I_O$  = current on the MIC pin.

## DIGITAL SIGNALS

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (unless otherwise noted), typical values are at  $V_{\text{SUPPLY}} = 3.6\text{ V}$ ,  $V_{\text{BUS}} = 5\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
<b>DSS</b>					
High-level input logic	$V_{\text{IH}}$		$V_{\text{SUPPLY}} \times 0.7$	$V_{\text{SUPPLY}}$	V
Low-level input logic	$V_{\text{IL}}$		0	$V_{\text{SUPPLY}} \times 0.3$	V
Input leakage current	$I_{\text{INLEAK}}$	$V_I = 0\text{ V to } V_{\text{SUPPLY}}$	–1	1	$\mu\text{A}$
<b>SCL, SDA</b>					
High-level input logic	$V_{\text{IH}}$		1.4		V
Low-level input logic	$V_{\text{IL}}$			0.4	V
Input leakage current	$I_{\text{INLEAK}}$	$V_I = 0\text{ V to } V_{\text{SUPPLY}}$	–1	1	$\mu\text{A}$
<b>INT, ISET</b>					
Open-drain low	$V_{\text{ODOL}}$	$I_{\text{ODL}} = 4\text{ mA}$		0.4	V

## APPLICATION INFORMATION

### Default Switch Position

The default switch state (DSS) pin determines if the USB switches or UART switches are selected at startup. An internal pulldown resistor is present on the DSS pin, which selects the USB switches as the default at start-up. If the user wants to default to the UART switches at startup, the DSS pin must be pulled high to  $V_{SUPPLY}$ . If the user wants to disable the switches, this must be done using an I<sup>2</sup>C write to the SW\_Control register after initialization is complete.


The default configuration with  $V_{BAT}$  power disables the switches. If the user wants to use the switches, this must be done using an I<sup>2</sup>C write to the SW\_Control register after initialization is complete.

$V_{BUS}$ PRESENT ON POWER UP	DSS	SWITCH STATES
Yes	OPEN / PD	USB
	PU	UART
No	x	Disable

### ID Impedance Detection

The TSU5511 features impedance detection for identification of various accessories that are attached to the microUSB port. Each accessory is identified by a unique resistor value on the ID pin to ground. During ID detection, the device auto-calibrates an internal current source, using an external 2.21K  $\pm 1\%$  resistor. The current source is then applied to the ID pin while an internal voltage reference is incremented until it matches the ID pin voltage. This produces a 4-bit ADC value corresponding to the ID resistance found.

ID Resistor	Tolerance	ID No.	ADC Value
0 $\Omega$	1%	0	0000
24 k $\Omega$	1%	1	0001
56 k $\Omega$	1% or 20%	2	0010
100 k $\Omega$	1%	3	0011
130 k $\Omega$	1%	4	0100
180 k $\Omega$	1%	5	0101
240 k $\Omega$	1%	6	0110
330 k $\Omega$	1%	7	0111
430 k $\Omega$	1%	8	1000
620 k $\Omega$	1%	9	1001
910 k $\Omega$	1%	10	1010
Open	N/A	11	1011



**Figure 1. Figure 1. Impedance Detection Circuitry**

## Supply Detection

The TSU5511 can be powered by either  $V_{SUPPLY}$  or  $V_{BUS}$ . The TSU5511 will select  $V_{BUS}$  as the power source when present and otherwise will select  $V_{SUPPLY}$  as the power source when  $V_{SUPPLY}$  is present and  $V_{BUS}$  is not.

### Supply Selection and Shutdown Sequence


	$V_{SUPPLY}$	HANDSET STATUS	MUIC STATUS	POWER SUPPLY
NORMAL CASE	Yes	ON	Active	$V_{SUPPLY}$
	Yes	OFF (S/W off)	Shutdown	
SUDDEN POWER LOSS	Yes	ON	Active	$V_{SUPPLY}$
	No	OFF	Shutdown	
NO BATTERY	No	OFF	Shutdown	
	No	ON ( $V_{BUS}$ )	Active	$V_{BUS}$
USB CHARGING	Yes (charging)	ON ( $V_{BUS}$ )	Active	$V_{BUS}$

## I<sup>2</sup>C Controlled Internal Comparator Operation

### Internal Comparator Logic Table

I <sup>2</sup> C CONTROL REGISTER BIT			COMPARATORS			
USB_DET_DS	ADC_EN	SEMREN	$V_{BUS}$	SE	MR	LDO
0	0	0	ON	OFF	OFF	OFF
0	0	1	ON	ON	ON	ON
0	1	0	ON	OFF	ON	ON
0	1	1	ON	ON	ON	ON
1	0	0	OFF	OFF	OFF	OFF
1	0	1	ON	ON	ON	ON
1	1	0	ON	OFF	ON	ON
1	1	1	ON	ON	ON	ON

## Software Flowchart







Figure 2. FACTORY MODE FLOWCHART



## I<sup>2</sup>C Register Map

ADDRESS (xxh)	NAME	TYPE	RESET VALUE	b7	b6	b5	b4	b3	b2	b1	b0
0	Device ID	R	TBD	VENDOR ID BITS (TI=0001)				REVISION BITS			
1	Control 1	R/W	X0000000	RFU	ID_2P2	ID_620	ID_200	VLDO	SEMREN	ADC_EN	CP_EN
2	Control 2	R/W	0000XX01	INTPOL	INT_EN	MIC_LP	CP_AUD	RFU	RFU	CHG_TYP	USB_DET_DIS
3	SW Control	R/W	See <sup>(1)</sup>	RFU	MIC_ON	DP[2:0]			DM[2:0]		
4	INT_Status	R	00000000 <sup>(1)</sup>	CHGDET	MR_COMP	SEND/EN_D	VBUS	IDNO[3: 0]			
5	Status	R	00XXXXXX	DCPORT	CHPORT	RFU	RFU	RFU	RFU	RFU	RFU

(1) Refer INT\_Status

### Slave Address

NAME	SIZE (BITS)	DESCRIPTION							
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Slave address	8	1	0	0	0	1	0	0	R/W

## Register Descriptions

### Device ID

Address: 00h

Reset Value: 14h

Type: Read

NAME	SIZE (BITS)	DESCRIPTION
Device ID	8	A unique number for chip version 00010100 bits 0–3 = chip revision, bits 4–7 = Vendor ID (TI = 1h)

### Control 1

Address: 01H

Reset Value: x0000000

Type: Read/Write

NAME	SIZE (BITS)	DESCRIPTION
ID_2P2	1	0: 2.21 kΩ switch open 1: Connect LDO to ID through 2.21 kΩ external resistor
ID_620	1	0: 620 Ω switch open 1: Connect LDO to ID through 620 Ω internal resistor (used for video)
ID_200	1	0: 200 kΩ switch open 1: Connect LDO to ID through 200 kΩ internal resistor
VLDO	1	0: LDO voltage = 2.6 V (if manual switching mode) 1: LDO voltage = 2.3 V (if manual switching mode)
SEMREN	1	0: Disable send/end and MIC removal comparators and LDO 1: Enable send/end and MIC removal comparators and LDO



NAME	SIZE (BITS)	DESCRIPTION
ADC_EN	1	0: ADC and LDO disabled 1: ADC and LDO enabled
CP_EN	1	0: charge pump disabled 1: charge pump enabled

## Control 2

Address: 02H

ADDRESS (xxh)	NAME	TYPE	b7	b6	b5	b4	b3	b2	b1	b0
2	Control 2	R/W	INTPOL	INT_EN	MIC_LP	CP_AUD	RFU	RFU	CHG_TYP	USB_DET_DIS
Reset Value			0	0	0	0	X	X	0	1

NAME	SIZE (BITS)	DESCRIPTION
INT_POL	1	0: Interrupt polarity = active low 1: interrupt polarity = active high
INT_EN	1	0: All interrupts disabled (masked) 1: All interrupts enabled
MIC_LP	1	0: Low power mode - MIC power pulsing disabled 1: Low power mode - MIC power pulsing enabled
CP_AUD	1	0: Click/pop resistors on AUDIO_L and AUDIO_R disabled 1: Click/pop resistors on AUDIO_L and AUDIO_R enabled
CHG_TYP	1	0: Charger type detection disabled 1: Charger type detection enabled
USB_DET_DIS	1	0: USB detection enabled 1: USB detection disabled

## SW\_Control

Address: 03H

ADDRESS (xxh)	NAME	TYPE	b7	b6	b5	b4	b3	b2	b1	b0
03	SW Control	R/W	RFU	MIC_ON	DP[2:0]			DM[2:0]		
Reset Value			X	0	See <sup>(1)</sup>			See <sup>(1)</sup>		

(1) The reset value depends on V<sub>BUS</sub> status at power up. If V<sub>BUS</sub> presents, the default value depends on DSS pin state (refer to [Default Switch Position](#) section). If V<sub>BUS</sub> does not present, the default value is 111b (DM/DP switch is open).

NAME	SIZE (BITS)	DESCRIPTION
MIC_ON	1	0: MIC switching path open 1: MIC switching path connected to ID line
DP	3	000: DP connected to USB_DP 001: DP connected to UART_TX 010: DP connected to AUDIO_R 011: Future Use (right Audio for Video)

NAME	SIZE (BITS)	DESCRIPTION
DM	3	000: DM connected to USB_DM 001: DM connected to UART_RX 010: DM connected to AUDIO_L 011: Future Use (left Audio for Video) 100–111: DM switching path open

**INT\_Status**

Address: 04H

ADDRESS (xxh)	NAME	TYPE	b7	b6	b5	b4	b3	b2	b1	b0
04	INT_Status	R	CHGDET	MR_COMP	SEND/END	VBUS	IDNO[3:0]			
Reset Value			0	0	0	0	See <sup>(1)</sup>			

(1) ADC value of the ID pin

NAME	SIZE (BITS)	DESCRIPTION
CHGDET	1	0: High-current charger not detected 1: High-current charger detected
MR_COMP	1	0: MIC removal comparator low 1: MIC removal comparator high
SEND/END	1	0: ID line not grounded 1: ID line grounded (send/end button pressed)
V <sub>BUS</sub>	1	0: No power detected on V <sub>BUS</sub> 1: Power detected on V <sub>BUS</sub>
IDNO	1	0000: ADC determined ID impedance = 0 Ω (grounded) 0001: ADC determined ID impedance = 24 kΩ 0010: ADC determined ID impedance = 56 kΩ 0011: ADC determined ID impedance = 100 kΩ 0100: ADC determined ID impedance = 130 kΩ 0101: ADC determined ID impedance = 180 kΩ 0110: ADC determined ID impedance = 240 kΩ 0111: ADC determined ID impedance = 330 kΩ 1000: ADC determined ID impedance = 430 kΩ 1001: ADC determined ID impedance = 620 kΩ 1010: ADC determined ID impedance = 910 kΩ 1011: ADC determined ID impedance = open

**Status**

Address: 05H

ADDRESS (xxh)	NAME	TYPE	b7	b6	b5	b4	b3	b2	b1	b0
5	Status	R	DCPORT	CHPORT	RFU	RFU	RFU	RFU	RFU	RFU
Reset Value			0	0	X	X	X	X	X	X


NAME	SIZE (BITS)	DESCRIPTION
DCPORT	1	0: Dedicated charger not detected 1: Dedicated charger detected
CHPORT	1	0: Charging host port not detected 1: Charging host port detected

## Power Consumption


### Operating Modes Summary (with estimated power consumption)

	BAND GAP	UVLO	I <sup>2</sup> C	DETECTION PLUG	Z DETECTION	CHARGE PUMP	CHARGE PUMP (LOW CURRENT)	TOTAL I <sub>CC</sub> (μA)
Audio	ON	ON	ON	ON	ON	ON	OFF	59
Audio (no active signal)	ON	ON	ON	ON	ON	OFF	ON	14
UART	ON	ON	ON	ON	ON	OFF	OFF	9
USB	ON	ON	ON	ON	ON	ON	OFF	59
Travel Adapter	ON	ON	ON	ON	OFF	OFF	OFF	8
IDLE	ON	ON	ON	ON	OFF	OFF	OFF	8
Sleep	OFF	OFF	OFF	OFF	OFF	OFF	OFF	0
I <sub>CC</sub> (μA)	3	2	1	2	1	50	5	


## PARAMETER MEASUREMENT INFORMATION



**Figure 3. LDO Output Voltage**



**Figure 4. Max Output Current**



**Figure 5. LDO Rise/Fall Time**

A.  $I_O$  can be set with a resistor.

## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 6. Power Supply Rejection

A.  $V_{MIC}$  should be  $V_{2.2K}$ ; add 200 pF on  $V_{SUPPLY}$  in LDO output noise.




Figure 7. Integrated Output Noise

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TSU5511YZPR	Obsolete	Production	DSBGA (YZP)   20	-	-	Call TI	Call TI	-40 to 85	

- (1) **Status:** For more details on status, see our [product life cycle](#).
- (2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- (4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

YZP (R-XBGA-N20)

DIE-SIZE BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025