











TS3USBA225


ZHCS460C - OCTOBER 2011-REVISED AUGUST 2015

TS3USBA225 支持负信号且具有 1.8V 逻辑兼容性和省电模式的 USB 2.0 高速 (480Mbps) 音频开关

1 特性

- 2.7V 至 5.0V 的工作电源 (VCC)
- 高清链接 (MHL)/高速 USB (480Mbps) 开关:
 - V I/O 接受最高达 4.5V 的信号(与 VCC 无关)
 - 6.5Ω_{ON} (典型值)
 - 3pF C_{ON}(典型值)
 - 1.9GHz 带宽 (-3dB)
- 音频开关:
 - 2.5Ω r_{ON} (典型值)
 - 支持低至 -1.8V 的负电源轨
 - 低总谐波失真 (THD): < 0.05%
 - 内部分流电阻,用于减少喀哒声和噼啪声
- 1.8V 兼容控制输入(SEL1 和 SEL2) 阈值
- 省电模式下可最大限度降低电流消耗(约5µA)
- 掉电保护: V_{CC}= 0V 时所有 I/O 引脚呈高阻态
- 12 引脚四方扁平无引线 (QFN) 封装(2mm x 1.7mm, 0.4mm 间距)
- 根据 JESD 22 测试得出的静电放电 (ESD) 性能
 - 2000V 人体放电模型 (A114-B, Ⅱ 类)
 - 1000V 带电器件模型 (C101)

简化框图



2 应用

- 手机和智能电话
- 平板电脑
- 便携式仪表
- 数码相机
- 便携式导航器件 (GPS)
- USB 2.0、MIPI (CSI/DSI)、LVDS 开关

3 说明

TS3USBA225 是一款双通道单刀三掷 (SP3T) 多路复用器,可在全部 3 条差分通道中支持 USB 2.0 高速 (480Mbps) 信号。前两条高速差分通道还支持分辨率/视频帧速率高达 720p/60fps 和 1080i/30fps 的移动高清链接 (MHL) 信号传输。最后一条差分通道还可用作音频开关,允许模拟音频信号在负值区域摆动。该配置允许系统设计人员为音频数据和 USB 2.0/MHL 数据使用同一连接器。

TS3USBA225 的 V_{CC} 范围为 2.7V 至 5.0V,能够传输低至 –1.8V 的真正接地音频信号。该器件还支持省电模式,可在 SEL1 和 SEL2 控制输入为低电平时使能,从而最大限度地降低无信号传输时的电流消耗。另外,TS3USBA225 还在音频路径上 配有 内部分流电阻,用于减少在选择音频开关时可能听见的喀哒声和噼啪声。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TS3USBA225	UQFN (12)	2.00mm x 1.70mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

Page



_	
	— .
	77.
	1

1	特性		7.3 Feature Description	10
2	应用1		7.4 Device Functional Modes	
3		8	Application and Implementation	12
4	修订历史记录		8.1 Application Information	12
5	Pin Configuration and Functions		8.2 Typical Application	
6	Specifications4	9	Power Supply Recommendations	14
U	6.1 Absolute Maximum Ratings	10	Layout	14
	6.2 ESD Ratings		10.1 Layout Guidelines	14
	6.3 Recommended Operating Conditions		10.2 Layout Example	15
	6.4 Thermal Information	11	器件和文档支持	16
	6.5 Electrical Characteristics		11.1 社区资源	16
	6.6 Dynamic Characteristics 7		11.2 商标	16
	6.7 Typical Characteristics 8		11.3 静电放电警告	16
7	Detailed Description 10		11.4 Glossary	
	7.1 Overview	12	机械、封装和可订购信息	16
	7.2 Functional Block Diagram 10			

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


Changes from Revision B (July 2012) to Revision C

Cł	hanges from Original (October 2011) to Revision A	Page
•	已添加 MHL 规范至数据表。	········· ·
•	已更新应用框图。	<i>*</i>
•	Added MHL Eye Pattern graphics.	13



5 Pin Configuration and Functions





Pin Functions

PIN		1/0	DESCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
D0+	1	I/O	MHL/USB/UART Data 1 (Differential +)					
D1+	2	I/O	MHL/USB/UART Data 2 (Differential +)					
V _{CC}	3	-	Power supply					
D1-	4	I/O	HL/USB/UART Data 2 (Differential –)					
D0-	5	I/O	MHL/USB/UART Data 1 (Differential –)					
L	6	I/O	USB-/Left Channel Audio					
SEL2	7	I	Control Input Select Line 2. The default state for SEL2 is LOW.					
D-/L	8	I/O	MHL/USB/UART/Audio Common Connector					
GND	9	-	Ground					
D+/R	10	I/O	MHL/USB/UART/Audio Common Connector					
SEL1	11	I	ontrol Input Select Line 1. The default state for SEL1 is LOW.					
R	12	I/O	USB+/Right Channel Audio					

Function Table

SEL1	SEL2	V _{CC}	L,R	D0+, D0-	D1+, D1-	MODE
Х	X	L	OFF	OFF	OFF	Hi-Z Mode
L	L	Н	OFF	OFF	OFF	Power-Down Mode
L	Н	Н	OFF (1)	ON	OFF	MHL/USB Mode 1
Н	L	Н	ON	OFF	OFF	USB/Audio Mode
Н	Н	Н	OFF ⁽¹⁾	OFF	ON	MHL/USB Mode 2

(1) 100Ω shunt resistors are enabled in this state.



6 Specifications

6.1 Absolute Maximum Ratings (1)(2)(3)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.3	6.0	V
V _{D0+} , V _{D0-} , V _{D1+} , V _{D1-}	High speed differential signal vo	oltage	-0.3	4.6	V
V_R , V_L	Audio signal voltage		- 1.9	4.6	V
I _K	Analog port diode current	$V_{I/O+,VI/O-} < 0$	-50		mA
V_{I}	Digital input voltage (SEL1, SE	_2)	-0.3	6.0	V
I _{IK}	Digital logic input clamp current ⁽³⁾	V ₁ < 0	-50		
I _{CC}	Continuous current through VC	C		100	mA
I _{GND}	Continuous current through GN	D	-100		mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



6.3 Recommended Operating Conditions

	-		MIN	MAX	UNIT
V _{CC}	Supply voltage range		2.7	5.0	V
V _{D0+} , V _{D0-} , V _{D1+} , V _{D1-}	High speed differential signal voltage rang	е	0	4.5	V
\/ \/	Audio signal voltage range when not in po	wer-down mode	-1.8	4.3 V or V _{CC} ⁽¹⁾	V
V_R , V_L	Audio signal voltage range when not in po	-down mode	-1	1	V
I _K	Analog port diode current	V _{I/O+ ,VI/O-} < 0	-50		mA
VI	Digital input voltage range (SEL1, SEL2)		0	V _{CC}	V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ This rating is exclusive and the voltage on the pins must not exceed either 4.3 V or V_{CC} . E.g. if V_{CC} = 3.3 V the voltage on the pin must not exceed 4.3 V.

6.4 Thermal Information

		TS3USBA225	
	THERMAL METRIC (1)	RUT (UQFN)	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	118.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	45.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	47.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	47.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

 $T_A = -40$ °C to 85°C, typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
MHL/US	SB SWITCH						
r _{on}	ON-state resistance	V _{CC} = 3.0 V	$V_{I/O+,I/O-} = 0.4 \text{ V}, I_{ON} = 15 \text{ mA}$		6.5	7.5	Ω
Δr_{on}	ON-state resistance match between channels	V _{CC} = 3.0 V	V _{I/O+,I/O-} = 1.7 V, I _{ON} = 15 mA		0.1		Ω
r _{on (flat)}	ON-state resistance flatness	V _{CC} = 3.0 V	$V_{I/O+,I/O-} = 0$ to 1.7 V, $I_{ON} = 15$ mA		0.5		Ω
l _{OZ}	OFF leakage current	V _{CC} = 3.6 V	Switch OFF , $V_{I/O+,I/O-} = 0$ to 3.6 V, $V_{D+/R, D-/L} = 0$ V			1	μΑ
USB/AL	JDIO SWITCH	1				,	
r _{on}	ON-state resistance	V _{CC} = 3.0 V	SEL1 = High, SEL2 = Low, V _{L/R} = -1.8 V, 0 V, 0.7 V, I _{ON} = -26 mA		2.5	3.5	Ω
Δr _{on}	ON-state resistance match between channels	V _{CC} = 3.0 V	SEL1 = High, SEL2 = Low, $V_{L/R}$ = 0.7 V, I_{ON} = -26 mA		0.1		Ω
r _{on (flat)}	ON-state resistance flatness	V _{CC} = 3.0 V	SEL1 = High, SEL2 = Low, V _{L/R} = -1.8 V, 0 V, 0.7 V, I _{ON} = -26 mA		0.1		Ω
r _{SHUNT}	Shunt resistance	V _{CC} = 2.7 V to 5.0 V	Switch OFF, $V_{L/R} = 0.7 \text{ V}$, $I_{SHUNT} = 10 \text{ mA}$		100	200	Ω
DIGITA	L CONTROL INPUTS (SEL1, S	SEL2)					
V_{IH}	Input logic high	$V_{CC} = 3.3 \text{ V to } 5.0 \text{ V}$		1.3			V
\/	Input logic low	$V_{CC} = 2.7 \text{ V to } 3.3 \text{ V}$				0.25	V
V_{IL}	Input logic low	$V_{CC} = 3.3 \text{ V to } 5.0 \text{ V}$				0.4	V
la.	Input leakage current	V _{CC} = 2.7 V to 5.0 V	$V_{IN} = 5.0 \text{ V}$			±3	пΔ
I _{IN}	input leakage current	VCC = 2.7 V 10 3.0 V	$V_{IN} = 0 V$			±0.1	μA
r _{PD1} , r _{PD2}	Internal pulldown resistance	V _{CC} = 2.7 V to 5.0 V			3		МΩ




6.6 Dynamic Characteristics

 $T_A = -40$ °C to 85°C, typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT
MHL/USB S	SWITCH					
t _{pd}	Propagation Delay	V _{CC} = 2.7 V or 3.3 V		0.25		ns
t _{ON}	Turn-on time	RL = 50 Ω, CL = 35 pF	V _{CC} = 2.7 V		60	ns
t _{OFF}	Turn-off time	RL = 50 Ω, CL = 35 pF	V _{CC} = 2.7 V		20	ns
t _{SK(O)}	Channel-to-channel skew	V _{CC} = 2.7 V or 3.3 V		15		ps
t _{SK(P)}	Skew of opposite transitions of same output	V _{CC} = 2.7 V or 3.3 V	V _{CC} = 2.7 V or 3.3 V			ps
$C_{I/O+(OFF)}$ $C_{I/O-(OFF)}$	OFF capacitance	V _{CC} = 2.7 V or 3.3 V, V _{D0+/D0-} =0 or 3.3 V	Switch OFF	1		pF
C _{I/O+(ON)} C _{I/O-(ON)}	ON capacitance	V _{CC} = 2.7 V or 3.3 V, V _{D0+/D0-} = 0 or 3.3 V	Switch ON	3		pF
C _I	Digital input capacitance	V _{CC} = 2.7 V or 3.3 V, V _I = 0 or 3.3 V		2.5		pF
BW	Bandwidth	V_{CC} = 2.7 V or 3.3 V, R_L = 50 Ω	Switch ON	1.9		GHz
O _{ISO}	OFF Isolation	V_{CC} = 2.7 V or 3.3 V, R_L = 50 Ω , f = 240 MHz	Switch OFF	-35		dB
X _{TALK}	Crosstalk	V_{CC} = 2.5 V or 3.3 V, R_L = 50 Ω , f = 240 MHz		-45		dB
USB/AUDIO	O SWITCH				*	
t _{ON}	Turn-on time	$R_L = 50 \Omega, C_L = 35 pF$	V _{CC} = 2.7 V	40		μs
t _{OFF}	Turn-off time	$R_L = 50 \Omega, C_L = 35 pF$	V _{CC} = 2.7 V	15		ns
$C_{L(OFF)}$, $C_{R(OFF)}$	L , R OFF capacitance	$V_{CC} = 2.7 \text{ V to } 4.5 \text{ V, f} = 20 \text{ kHz}$	Switch OFF	1.0		pF
$C_{L(ON)}$, $C_{R(ON)}$	L, R ON capacitance	V _{CC} = 2.7 V to 4.5 V, f = 20 kHz	Switch ON	3.5		pF
O _{ISO}	OFF Isolation	V_{CC} = 3.3 V, R_L = 50 Ω , f = 20 kHz	Switch OFF	-85		dB
X _{TALK}	Crosstalk	V_{CC} = 3.3 V, R_L = 50 Ω , f = 20 kHz	Switch ON	-95		dB
THD	Total harmonic distortion	$\begin{split} &V_{CC}=3.3 \text{ V, SEL1} = \text{High, SEL2} = \text{Low,} \\ &f=20 \text{ Hz to } 20 \text{ kHz, } R_{L}=600 \Omega, \\ &V_{IN}=2 \text{ Vpp} \end{split}$	Switch ON	0.05%		
SUPPLY						
V _{CC}	Power supply voltage			2.7	5.0	V
I _{CC}	Positive supply current	V_{CC} = 2.7 V, 3.6 V, 5.0 V V_{IN} = V_{CC} or GNE Switch ON or OFF	$V_{I/O} = 0 V_{I/O}$	25	50	μΑ
I _{CC, PD}	Positive supply current (Power-Down Mode)	$V_{CC} = 2.7 \text{ V}, 3.6 \text{ V}, 5.0 \text{ V}, V_{I/O} = 0 \text{ V},$ SEL1 and SEL2 = Low		3	5	μΑ
PSRR	Power Supply Rejection Ratio	V_{CC} = 2.7 V, 3.6 V, 5.0 V V_{IN} = V_{CC} +/- 200 R_L = 50 Ω	0 mVpp	-60		dB
I _{OFF}	Power off leakage current	V _{CC} = 0 V, D+/R, D-/L, D0+, D0-, D1+, D1- V _{IN} = 0 to 4.5 V	-, L,	±0.1		μΑ


TEXAS INSTRUMENTS

6.7 Typical Characteristics





Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The TS3USBA225 is a 2-channel single-pole triple-throw (SP3T) multiplexer that supports USB 2.0 High-Speed (480 Mbps) signals in all 3 differential channels. The first two high-speed differential channels also support Mobile High Definition Link (MHL) signaling with video resolution and frame rates up to 720p, 60 fps and 1080i, 30 fps. The remaining differential channel can also be used as an audio switch that is designed to allow analog audio signals to swing negatively. This configuration allows the system designer to use a common connector for audio and USB 2.0 or MHL data.

The TS3USBA225 has a V_{CC} range of 2.7 V to 5.0 V with the capability to pass true-ground audio signals down to -1.8 V. The device also supports a power-down mode that can be enabled when both SEL controls are low to minimize current consumption when no signal is transmitting. The TS3USBA225 also features internal shunt resistors on the audio path to reduce clicks and pops that may be heard when the audio switches are selected.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Click and Pop Reduction

The shunt resistors in the TS3USBA225 automatically discharge any capacitance at the L and R terminals when they are not connected to the common D-/L and D+/R paths. This reduces the audible click-and-pop sounds that occur when switching between audio sources. Audible clicks and pops are caused when a step DC voltage is switched into the speaker. By automatically discharging the side that is not connected, any residual DC voltage is removed, thereby reducing the clicks and pops.



Feature Description (continued)

7.3.2 Negative Signal Swing Capability

The TS3USBA225 has an analog audio path L and R that can support negative signals that pass below ground without distortion. These analog switches operate from –1.8 V to 4.3 V.

7.4 Device Functional Modes

7.4.1 High Impedance (Hi-Z) Mode

The TS3USBA225 has a Hi-Z mode that places the device's signal paths in a high impedance state when there is no power supplied to the TS3USBA225 V_{CC} pin. This mode will isolate the signal bus in a powered off situation so that it may not interfere with other devices that maybe sharing the bus.

7.4.1.1 Power-Down Mode

The TS3USBA225 has a power-down mode that reduces the power consumption to 3 μ A when the device is not in use. To put the device in power-down mode and disable the switch, the SEL1 and SEL2 pins must be supplied with a logic low signal.

7.4.2 Device Functional Modes

Table 1 is the function table for the TS3USBA225.

Table 1. Function Table

SEL1	SEL2	V _{CC}	L,R	D0+, D0-	D1+, D1-	MODE
X	X	L	OFF	OFF	OFF	Hi-Z Mode
L	L	Н	OFF	OFF	OFF	Power-Down Mode
L	Н	Н	OFF ⁽¹⁾	ON	OFF	MHL/USB Mode 1
Н	L	Н	ON	OFF	OFF	USB/Audio Mode
Н	Н	Н	OFF (1)	OFF	ON	MHL/USB Mode 2

⁽¹⁾ 100Ω shunt resistors are enabled in this state.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TS3USBA225 is typically used to route signals from one USB connector to multiple signal paths in a system including an analog audio/negative signal path. All signal paths through the device are unbuffered bidirectional path which can represented by perfect 0 Ω impedance wire in an ideal case. All signal paths can handle USB 2.0 signals but the L and R paths are the only paths that can support a negative signal.

8.2 Typical Application




Figure 13. Application Block Diagram

8.2.1 Design Requirements

Design requirements of the USB 1.0, 1.1, and 2.0 standards should be followed.

TI recommends that the digital control pins SEL1 and SEL2 be pulled up to V_{CC} or down to GND to avoid undesired switch positions that could result from the floating logic pin.


8.2.2 Detailed Design Procedure

The TS3USB221 can be properly operated without any external components. However, it is recommended that unused pins should be connected to ground through a 50 Ω resistor to prevent signal reflections back into the device.



Typical Application (continued)

8.2.3 Application Curves



Switch)

Switch)

9 Power Supply Recommendations

Power to the device is supplied through the V_{CC} pin and should follow the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close as possible to the supply pin V_{CC} to help smooth out low frequency noise to provide better load regulation across the frequency spectrum.

10 Layout

10.1 Layout Guidelines

Place supply bypass capacitors as close to V_{CC} pin as possible and avoid placing the bypass caps near the D+/D- traces.

The high-speed D+/D- traces should always be matched lengths and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, the impedance of D+ and D- traces should match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Take precaution when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or IC's that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mm.

Route all high-speed USB signal traces over continuous planes (V_{CC} or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in Figure 20.




Figure 20. Four-Layer Board Stack-Up

The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see *High Speed Layout Guidelines* (SCAA082) and *USB 2.0 Board Design and Layout Guidelines* (SPRAAR7).



10.2 Layout Example




Figure 21. Layout Schematic



11 器件和文档支持

11.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TS3USBA225RUTR	Active	Production	UQFN (RUT) 12	3000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(LQ7, LQR)
TS3USBA225RUTR.B	Active	Production	UQFN (RUT) 12	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(LQ7, LQR)

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2020


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USBA225RUTR	UQFN	RUT	12	3000	180.0	9.5	1.9	2.3	0.75	4.0	8.0	Q1
TS3USBA225RUTR	UQFN	RUT	12	3000	180.0	8.4	1.95	2.3	0.75	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TS3USBA225RUTR	UQFN	RUT	12	3000	184.0	184.0	19.0	
TS3USBA225RUTR	UQFN	RUT	12	3000	202.0	201.0	28.0	



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月