

具有逻辑侧独立电源引脚的 RS-232 收发器

查询样片: TRS3253E-EP

特性

- 用于实现与逻辑侧电压低至 1.8V 的混合电压系统 兼容的 V_L 引脚
- RIN 输入和 DOUT 输出上的增强型静电放电 (ESD) 保护
 - ±8kV IEC 61000-4-2 空气间隙放电
 - ±8kV IEC 61000-4-2 接触放电
 - ±15kV 人体模型
- 300µA 低电源电流
- 额定 1000kbps 数据速率
- 自动断电增强特性

应用范围

- 手持设备
- 掌上电脑 (PDA)
- 手机
- 电源供电类设备
- 数据线

支持国防、航空航天、和医疗应用

- 受控基线
- 同一组装和测试场所
- 同一制造场所
- 支持军用(-55°C 至 125°C) 温度范围
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性

RSM PACKAGE (TOP VIEW) NC C1-V+ C1+ FORCEOFF 32 31 30 29 28 27 26 25 C2+ 24 NC - 1 C2- 2 23 DOUT2 V- 3 22 DOUT3 DIN1 4 21 RIN1 DIN₂ 5 20 RIN2 INVALID RIN3 6 19 DIN3 18 RIN4 7 RIN5 NC 8 17 9 10 11 12 13 14 15 16 ROUT5 ROUT3 ROUT2 ROUT1 VL

NC - No internal connection

说明

TRS3253E 是一款 3 驱动器和 5 接收器 RS-232 接口器件,此器件具有针对混合信号运行的独立电源引脚。 使用 IEC 61000-4-2 空气间隙放电方法,IEC 61000-4-2 接触放电方法和人体模型分别保护全部的 RS-232 输入和输出 不受 ±8kV,±8kV 和 ±15kV 电压的影响。

在由一个 3.3V 电源供电时,电荷泵只需 4 个小型 0.1μF 电容器即可运行。 TRS3253E 在保持 RS-232 兼容输出电平的同时,运行数据速率可高达 1000kbps。

TRS3253E 具有一个独特的 V_L 引脚,此引脚可实现混合逻辑电压系统内的运行。 可通过 V_L 引脚对驱动器输入 (DIN) 和接收器输出 (ROUT) 逻辑电平进行设定。 这在与低压微控制器或通用异步收发器 (UART) 对接时免除了对于额外电压电平位移器的需要。 TRS3253E 采用节省空间的四方扁平无引线 (QFN) 封装 (4mm × 4mm RSM)。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ZHCSBZ5 – DECEMBER 2013 www.ti.com.cn

说明(继续)

自动断电增强功能可在 FORCEON 和 FORCEOFF 为高电平时被禁用。 在自动断电增强功能被启用时,此器件在任一接收器或驱动器输入上被施加有效信号时被自动激活。 如果任一接收器输入电压大于 2.7V 或小于 -2.7V,或者介于 -0.3V 至 0.3V 之间的时间少于 30μs,INVALID 为高电平(有效数据)。 如果全部接收器输入电压在 -0.3V 至 0.3V 之间的时间超过 30μs,INVALID 为低电平(无效数据)。 对于接收器输入电平,请参考 Figure 6。

ORDERING INFORMATION(1)

TJ	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
–55°C to 125°C	QFN - RSM	TRS3253EMRSMREP	RS53EP	V62/13621-01XE

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

FUNCTION TABLES

Each Driver(1)

	INPUTS			OUTBUT	
DIN	FORCEON	FORCEOFF	TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	DOUT	DRIVER STATUS
Х	Χ	L	X	Z	Powered off
L	Н	Н	X	Н	Normal operation with
Н	Н	Н	X	L	auto-powerdown plus disabled
L	L	Н	<30 µs	Н	Normal operation with
Н	L	Н	<30 µs	L	auto-powerdown plus enabled
L	L	Н	>30 µs	Z	Powered off by
Н	L	Н	>30 µs	Z	auto-powerdown plus feature

⁽¹⁾ H = high level, L = low level, X = irrelevant, Z = high impedance

Each Receiver(1)

		=4011110001101				
	INPL	INPUTS				
RIN1-RIN5	FORCEOFF	TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	ROUT1-ROUT5	RECEIVER STATUS		
X	L	X	Z	Powered off		
L	Н	<30 µs	Н	Normal operation with		
Н	Н	<30 µs	L	auto-powerdown plus		
Open	Н	<30 µs	Н	disabled/enabled		


(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM







TERMINAL FUNCTIONS

TERMINAL		DESCRIPTION		
NAME	RSM	DESCRIPTION		
C1+, C2+	29, 1	Positive terminal of the voltage-doubler charge-pump capacitor		
V+	30	5.5-V supply generated by the charge pump		
C1-, C2-	31, 2	Negative terminal of the voltage-doubler charge-pump capacitor		
INVALID	6	Invalid Output Pin		
V-	3	-5.5-V supply generated by the charge pump		
DIN1 DIN2 DIN3	4 5 7	Driver inputs		
ROUT5 - ROUT1	10, 11, 12, 13, 14	Receiver outputs. Swing between 0 and V _L .		
V_L	15	Logic-level supply. All CMOS inputs and outputs are referenced to this supply.		
RIN5-RIN1	17, 18, 19, 20, 21	RS-232 receiver inputs		
DOUT3 DOUT2 DOUT1	22 23 25	RS-232 driver outputs		
GND	26	Ground		
V _{CC}	27	3-V to 5.5-V supply voltage		
FORCEOFF	28	Powerdown Control input (Refer to Truth Table)		
FORCEON	9	Powerdown Control input (Refer to Truth Table)		



ABSOLUTE MAXIMUM RATINGS(1)

over junction temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	V _{CC} to GND		-0.3	6	V
	V_L to GND		-0.3	$V_{CC} + 0.3$	V
	V+ to GND		-0.3	7	V
	V- to GND		0.3	-7	V
	V+ + V- ⁽²⁾	V++ V- ⁽²⁾		13	V
V	lonut voltogo	DIN, FORCEOFF to GND, FORCEON to GND	-0.3	6	V
VI	input voitage	RIN to GND		±25	V
V	V+ to GND V- to GND V+ + V- ⁽²⁾ Input voltage Output voltage Junction temperature	DOUT to GND		±13.2	V
Vo		ROUT	-0.3	$V_{L} + 0.3$	V
T_{J}	Junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V+ and V- can have maximum magnitudes of 7 V, but their absolute difference cannot exceed 13 V.

THERMAL INFORMATION

		TRS3253E-EP		
	THERMAL METRIC ⁽¹⁾	RSM	UNITS	
		32 PINS		
θ_{JA}	Junction-to-ambient thermal resistance (2)	37.2		
JCtop	Junction-to-case (top) thermal resistance ⁽³⁾	30.1		
) _{JB}	Junction-to-board thermal resistance (4)	7.8	00044	
Р _{ЈТ}	Junction-to-top characterization parameter ⁽⁵⁾	0.4	°C/W	
₽ЈВ	Junction-to-board characterization parameter ⁽⁶⁾	7.6		
9 _{JCbot}	Junction-to-case (bottom) thermal resistance (7)	2.4		

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



ZHCSBZ5 - DECEMBER 2013 www.ti.com.cn

RECOMMENDED OPERATING CONDITIONS

				MIN	MAX	UNIT
V_{CC}	Supply voltage			3	5.5	V
V_{L}	Supply voltage			1.65	V_{CC}	V
	Input logic threshold low		V _L = 3 V or 5.5 V		8.0	
		DIN, FORCEOFF, FORCEON	$V_{L} = 2.3 \text{ V}$		0.6	V
			V _L = 1.65 V		0.5	
			$V_{L} = 5.5 \text{ V}$	2.4		
	والمراجع	DIN FORCEOUS FORCEON	$V_L = 3 V$	2.0		V
	Input logic threshold high	DIN, FORCEOFF, FORCEON	V _L = 2.7 V	1.4		V
			V _L = 1.95 V	1.25		
	Junction temperature			-55	125	°C
	Receiver input voltage			-25	25	V

ELECTRICAL CHARACTERISTICS(1)

over junction temperature range, V_{CC} = V_L = 3 V to 5.5 V, C1–C4 = 0.1 μF (tested at 3.3 V \pm 10%), C1 = 0.047 μF , C2–C4 = $0.33 \mu F$ (tested at 5 V ± 10%) (unless otherwise noted)

PARAMETER		METER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
I _I	Input leakage current	FORCEOFF, FORCEON			±0.01	±2.9	μΑ
		Auto-powerdown plus disabled	No load, FORCEOFF and FORCEON at V _{CC}		0.5	1.11	mA
loo	Supply current	Powered off	No load, FORCEOFF at GND		1	10	
Icc	$(T_J = 25^{\circ}C)$	Auto-powerdown plus enabled	No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded		1	10	μA

⁽¹⁾ Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V ± 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_J = 25°C.

ESD PROTECTION

PARAMETER	TEST CONDITIONS	TYP	UNIT
	Human-Body Model	±15	
RIN, DOUT	IEC 61000-4-2 Air-Gap Discharge	±8	kV
	IEC 61000-4-2 Contact Discharge	±8	



RECEIVER SECTION

Electrical Characteristics

over junction temperature range, $V_{CC} = V_L = 3$ V to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V \pm 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), $T_A = T_{MIN}$ to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
I _{off}	Output leakage current	ROUT, receivers disab	led		±0.05	±25	μΑ	
V_{OL}	Output voltage low	I _{OUT} = 1.6 mA				0.4	V	
V_{OH}	Output voltage high	$I_{OUT} = -1 \text{ mA}$		V _L - 0.6	$V_{L} - 0.1$		V	
V	Input threshold low	Leave three held leve	Langet through and Lange	V _L = 5 V	0.8	1.2		V
V _{IT}		$T_J = 25^{\circ}C$	$V_{L} = 3.3 \text{ V}$	0.6	1.5		V	
V	lanut throughold high	T 25°C	V _L = 5 V		1.8	2.4	V	
V _{IT+}	Input threshold high	T _J = 25°C	$V_{L} = 3.3 \text{ V}$		1.5	2.4	V	
V_{hys}	Input hysteresis				0.5		V	
	Input resistance	$T_J = 25^{\circ}C$		3	5	7	kΩ	

⁽¹⁾ Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_J = 25^{\circ}\text{C}$

Switching Characteristics

over junction temperature range, $V_{CC} = V_L = 3 \text{ V}$ to 5.5 V, C1–C4 = 0.1 μF (tested at 3.3 V \pm 10%), C1 = 0.047 μF , C2–C4 = 0.33 μF (tested at 5 V \pm 10%), $T_J = T_{MIN}$ to T_{MAX} (unless otherwise noted)

PARAMETER		TEST CONDITIONS		UNIT
t _{PHL}	Descriver proposation delay	Receiver input to receiver output, C _L = 150 pF		
t _{PLH}	Receiver propagation delay			μs
t _{PHL} – t _{PLH}	Receiver skew		50	ns
t _{en}	Receiver output enable time	From FORCEOFF	200	ns
t _{dis}	Receiver output disable time	From FORCEOFF	200	ns

(1) Typical values are at $V_{CC} = V_L = 3.3 \text{ V}, T_J = 25^{\circ}\text{C}.$

ZHCSBZ5 - DECEMBER 2013 www.ti.com.cn

DRIVER SECTION

Electrical Characteristics

over junction temperature range, V_{CC} = V_L = 3 V to 5.5 V, C1–C4 = 0.1 μF (tested at 3.3 V \pm 10%), C1 = 0.047 μF , C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), $T_J = T_{MIN}$ to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	Output voltage swing	All driver outputs loaded with 3 k Ω to ground, V _{CC} = 3.1V to 5.5V	±5	±5.4		V
r _O	Output resistance	$V_{CC} = V + = V - = 0$, Driver output = $\pm 2 \text{ V}$	300	10M		Ω
Ios	Output short-circuit current	$V_{T_OUT} = 0$			±60	mA
	Output leakage current	$V_{T_OUT} = \pm 12 \text{ V}, \overline{\text{FORCEOFF}} = \text{GND},$ $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$. 25	
I _{OZ}		$V_{T_OUT} = \pm 12 \text{ V}, \overline{\text{FORCEOFF}} = \text{GND},$ $V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	±25		μΑ	
	Driver input hysteresis				0.5	V
	Input leakage current	DIN, FORCEOFF, FORCEON		±0.01	±2.9	μΑ

⁽¹⁾ Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_J = 25^{\circ}\text{C}$

Timing Requirements

over junction temperature range, V_{CC} = V_L = 3 V to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V \pm 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), T_j = T_{MIN} to T_{MAX} (unless otherwise noted)

	PARAMETER			MIN	TYP ⁽¹⁾	MAX	UNIT
	Maximum data rate	$R_L = 3 \text{ k}\Omega$, $C_L = 200 \text{ pF}$, One	1000			kbps	
	Time-to-exit powerdown	V _{T_OUT} > 3.7 V		100		μs	
t _{PHL} - t _{PLH}	Driver skew ⁽²⁾			100		ns	
	Transition-region slew rate	$\begin{array}{l} V_{CC}=3.3~V,\\ T_j=25^{\circ}C,\\ R_L=3~k\Omega~to~7~k\Omega,\\ \text{Measured from 3}~V\\ to~-3~V~or~-3~V~to~3~V \end{array}$	C _L = 150 pF to 1000 pF	15		150	V/µs

⁽¹⁾ Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_J = 25^{\circ}\text{C}$. (2) Driver skew is measured at the driver zero crosspoint.



AUTO-POWERDOWN SECTION

Electrical Characteristics

over recommended ranges of supply voltage and junction temperature (unless otherwise noted) (see Figure 7)


	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{IT+(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _L		2.7	V
V _{IT-(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _L	-2.7		V
V _{T(invalid)}	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND, FORCEOFF = V _L	-0.3	0.3	V
V _{OH}	INVALID high-level output voltage	I _{OH} = -1 mA, FORCEON = GND, FORCEOFF = V _L	V _L - 0.6		V
V _{OL}	INVALID low-level output voltage	I_{OL} = 1.6 mA, FORCEON = GND, FORCEOFF = V_L		0.4	V

Switching Characteristics

over recommended ranges of supply voltage and junction temperature (unless otherwise noted) (see Figure 7)

	PARAMETER	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{valid}	Propagation delay time, low- to high-level output		0.1		μs
t _{invalid}	Propagation delay time, high- to low-level output		50		μs
t _{en}	Supply enable time		25		μs
t _{dis}	Receiver or driver edge to auto-powerdown plus		30		μs

(1) All typical values are at $V_{CC} = V_L = 3.3 \text{ V}$ and $T_J = 25^{\circ}\text{C}$.




- (1) See datasheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- (3) Enhanced plastic product disclaimer applies.

Figure 1. TRS3253E-EP Operating Life Derating Chart



APPLICATION INFORMATION



 $^{^{\}dagger}$ C3 can be connected to V_{CC} or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V_{CC} vs CAPACITOR VALUES

V _{CC}	C1	C2, C3, and C4			
$\begin{array}{c} \textbf{3.3 V} \pm \textbf{0.3 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{3 V to 5.5 V} \end{array}$	0.1 μF 0.047 μF 0.1 μF	0.1 μF 0.33 μF 0.47 μF			

Figure 2. Typical Operating Circuit and Capacitor Values



PARAMETER MEASUREMENT INFORMATION

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.




Figure 3. Driver Slew Rate

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.




Figure 4. Driver Pulse Skew

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.




Figure 5. Receiver Propagation Delay Times

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_0 = 50 \ \Omega$, 50% duty cycle, $t_r \le 10 \ ns$, $t_f \le 10 \ ns$.
- C. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- D. t_{PZL} and t_{PZH} are the same as t_{en} .

3 V or 0 V

Generator

(see Note B)

FORCEOFF

 $\mathbf{50}~\Omega$

50%

INSTRUMENTS

- 3 V

- — 0 V

- V_{OH}

- V_{OL}

 t_{PZL} (S1 at V_{CC})

ZHCSBZ5 – DECEMBER 2013 www.ti.com.cn

 C_L

(see Note A)

PARAMETER MEASUREMENT INFORMATION (continued) Input 1.5 V S1 RL (S1 at GND) Output

Output

0.3 V

0.3 V

(S1 at V_{CC})





Figure 6. Receiver Enable and Disable Times

12



PARAMETER MEASUREMENT INFORMATION (continued)





 † Auto-powerdown plus disables drivers and reduces supply current to 1 $\mu\text{A}.$

- NOTES: A. C_L includes probe and jig capacitance.
 - B. The pulse generator has the following characteristics: PRR = 5 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_f \le 10$ ns, $t_f \le 10$ ns.




Figure 7. INVALID Propagation-Delay Times and Supply-Enabling Time



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TRS3253EMRSMREP	ACTIVE	VQFN	RSM	32	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	RS53EP	Samples
V62/13621-01XE	ACTIVE	VQFN	RSM	32	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	RS53EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

4 x 4, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司