











**TPS65632** 


ZHCSDG2-MARCH 2015

## TPS65632 三路输出 AMOLED 显示屏电源

## 特性

- 2.9V 至 4.5V 输入电压范围
- 升压转换器 1 (V<sub>POS</sub>)
  - 4.6V 输出电压
  - 0.5% 精度 (25°C 至 85°C)
  - 专用输出感测引脚
  - 300mA 输出电流
- 反向降压-升压转换器 (V<sub>NEG</sub>)
  - -1.5V 至 5.4V 可编程输出电压
  - -4V 默认输出电压
  - 300mA 输出电流
- 升压转换器 2 (AV<sub>DD</sub>)
  - 5.8V 或 7.7V 输出电压
  - 30mA 输出电流
- 出色的线路瞬态稳压
- 短路保护功能
- 热关断
- 3mm × 3mm 16 引脚超薄型四方扁平无引线

## 简化电路原理图



#### (WQFN) 封装

2 应用范围 AMOLED 显示屏

## 3 说明

调节性能。


TPS65632 设计用于驱动需要 3 个电源 轨(V<sub>POS</sub>、V<sub>NEG</sub> 和 AV<sub>DD</sub>)的有源矩阵有机发光二极 管 (AMOLED) 显示屏。 该器件分别为 V<sub>POS</sub>、V<sub>NEG</sub> 和 AV<sub>DD</sub> 集成了升压转换器、反向降压-升压转换器以及升 压转换器,这些转换器均适用于电池供电产品。 数字 控制引脚 (CTRL) 允许用数字步长设定负输出电压。 TPS65632 采用全新技术,可提供出色的线路与负载

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS65632	WQFN (16)	3.00mm x 3.00mm

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

## 效率与输出电流间的关系





## 目录

1	特性1		8.2 Functional Block Diagram	8
2	应用范围		8.3 Feature Description	9
3			8.4 Device Functional Modes	
4	简化电路原理图1	9	Application and Implementation	13
5	修订历史记录		9.1 Application Information	13
6	Pin Configuration and Functions		9.2 Typical Application	13
7	Specifications	10	Power Supply Recommendations	19
•	7.1 Absolute Maximum Ratings	11	Layout	19
	7.2 ESD Ratings		11.1 Layout Guidelines	19
	7.3 Recommended Operating Conditions		11.2 Layout Example	19
	7.4 Thermal Information	12	器件和文档支持	<mark>2</mark> 0
	7.5 Electrical Characteristics 5		12.1 器件支持	20
	7.6 Timing Requirements		12.2 商标	20
	7.7 Typical Characteristics		12.3 静电放电警告	<u>2</u> 0
8	Detailed Description 8		12.4 术语表	20
•	8.1 Overview	13	机械、封装和可订购信息	20
	0.1 0.101.1011			


## 5 修订历史记录

日期	日期修订版本	
2015 年 3 月	*	最初发布版本



## 6 Pin Configuration and Functions

#### RTE Package 16-Pin WQFN with Thermal Pad Top View



#### **Pin Functions**

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	I I I PE\'/	DESCRIPTION
AGND	7	GND	Analog ground.
AVIN	16	PWR	Supply voltage for the device.
СТ	6	I/O	A capacitor connected between this pin and ground sets the transition time for $V_{\text{NEG}}$ when programmed to a new value.
CTRL	9	1	Boost converter 1 (V <sub>POS</sub> ) inverting buck-boost converter (V <sub>NEG</sub> ) enable/program.
EN	8	I	Boost converter 2 (AV <sub>DD</sub> ) enable.
FBS	4	I	Boost converter 1 (V <sub>POS</sub> ) sense input.
OUTN	10	0	Inverting buck-boost converter output (V <sub>NEG</sub> ).
OUTP	3	0	Boost converter 1 output (V <sub>POS</sub> ).
OUTP2	13	0	Boost converter 2 output (AV <sub>DD</sub> ).
PGND1	2	GND	Boost converter 1 power ground.
PGND2	14	GND	Boost converter 2 power ground.
PVIN	12	PWR	Inverting buck-boost converter power stage supply voltage.
SELP2	5	1	Boost converter 2 output voltage selection pin. $AV_{DD} = 7.7 \text{ V}$ when $SELP2 = \text{low}$ and 5.8 V when $SELP2 = \text{high}$ .
SWN	11	I/O	Inverting buck-boost converter switch pin.
SWP1	1	1	Boost converter 1 switch pin.
SWP2	15	1	Boost converter 2 switch pin.
Exposed therm	nal pad	_	Connect this pad to AGND, PGND1 and PGND2.

<sup>(1)</sup> GND = Ground, PWR = Power, I = Input, O = Output, I/O = Input/Output

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	SWP1, OUTP1, FBS, PVIN, AVIN	-0.3	5	<b>V</b>
	SWP2	-0.3	12	<b>V</b>
	OUTP2	-0.3	8.5	V
Input supply voltage (2)	OUTN	-6.0	0.3	<b>V</b>
	SWN	-6.5	4.8	<b>V</b>
	CTRL, EN, SELP2	-0.3	5.5	V
	СТ	-0.3	3.6	٧
Operating virtual junction, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
INPUT					
$V_{I}$	Input supply voltage range	2.9	3.7	4.5	V
$T_J$	Operating junction temperature	-40	85	125	°C

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	RTE [WQFN]	LINUT
	I HERMAL METRIC"	16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.9	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44	
$R_{\theta JB}$	Junction-to-board thermal resistance	14.2	9C/M
ΨЈТ	Junction-to-top characterization parameter	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.1	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.3	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> With respect to GND pin.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.5 Electrical Characteristics

 $V_I = 3.7$  V, CTRL = 3.7 V, EN = 3.7 V,  $V_{POS} = 4.6$  V,  $V_{NEG} = -4.0$  V,  $AV_{DD} = 7.7$  V,  $T_J = -40$ °C to 85°C, typical values are at  $T_J = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT AND THERMAL PRO	TECTION				
VI	Input voltage range		2.9	3.7	4.5	V
I <sub>SD</sub>	Shutdown current	CTRL = GND, EN = GND, sum of current flowing into AVIN and PVIN		0.25	5	μΑ
	Hadan and the sale and the sale and	V <sub>I</sub> falling	1.8		2.1	V
$V_{UVLO}$	Under-voltage lockout threshold	V <sub>I</sub> rising	2.1		2.5	V
BOOST	CONVERTER 1 (V <sub>POS</sub> )		1			
	Positive output 1 voltage			4.6		V
$V_{POS}$	Positive output 1 voltage	25°C ≤ T <sub>A</sub> ≤ 85°C, No load	-0.5%		0.5%	
	variation	-30°C ≤ T <sub>A</sub> ≤ 85°C, No load	-0.8%		0.8%	
r <sub>DS(on)1A</sub>	Switch on-resistance	1 200 mA		200		mΩ
r <sub>DS(on)1B</sub>	Rectifier on-resistance	I <sub>(SWP1)</sub> = 200 mA		350		mΩ
f <sub>SW1</sub>	Switching frequency	I <sub>POS</sub> = 200mA		1.7		MHz
I <sub>SW1</sub>	Switch current limit	Inductor valley current	0.8	1	1.4	Α
V <sub>SCP1</sub>	Short-circuit threshold in operation	V <sub>POS</sub> falling	3.95	4.10	4.28	٧
t <sub>SCP1</sub>	Short-circuit detection time in operation			3		ms
V	Output valtage copes throubold	V <sub>(OUTP1)</sub> – V <sub>(FBS)</sub> increasing	200	300	550	mV
V <sub>T</sub>	Output voltage sense threshold	V <sub>(OUTP1)</sub> – V <sub>(FBS)</sub> decreasing	100	200	450	mV
R <sub>(FBS)</sub>	FBS pin pull-down resistance		2	4	6	ΜΩ
R <sub>DCHG1</sub>	Discharge resistance	CTRL = GND, I <sub>(SWP1)</sub> = 1mA	10	30	70	Ω
	Line regulation	I <sub>POS</sub> = 200mA		0.01		%/V
	Load regulation	1 mA ≤ I <sub>POS</sub> ≤ 300 mA		0.007		%/A
INVERTI	NG BUCK-BOOST CONVERTER	(V <sub>NEG</sub> )				
	Output voltage default			-4.0		V
V	Output voltage range		-1.4		-5.4	V
$V_{NEG}$	Output voltage accuracy	25°C ≤ T <sub>A</sub> ≤ 85°C, no load	-50		50	mV
	Output voltage accuracy	-30°C ≤ T <sub>A</sub> ≤ 85°C, no load	-60		60	IIIV
r <sub>DS(on)2A</sub>	SWN MOSFET on-resistance			200		mΩ
r <sub>DS(on)2B</sub>	SWN MOSFET rectifier on- resistance	$I_{(SWN)} = 200 \text{ mA}$		300		mΩ
f <sub>SW2</sub>	SWN Switching frequency	I <sub>NEG</sub> = 10 mA		1.7		MHz
I <sub>SW2</sub>	SWN switch current limit	V <sub>I</sub> = 2.9 V	1.5	2.2	3	Α
V <sub>SCP2</sub>	Short circuit threshold in operation	Voltage increase from nominal V <sub>NEG</sub>	300	500	700	mV
00. 2	Short circuit threshold in start up		180	200	230	mV
	Short circuit detection time in start up			10		ms
t <sub>SCP2</sub>	Short circuit detection time in operation			3		ms
R <sub>DCHG2</sub>	Discharge resistance	CTRL = GND, I <sub>(SWN)</sub> = 1 mA	130	150	170	Ω
20/102	Line regulation	I <sub>NEG</sub> = 200 mA		0.004		%/V
	Load regulation			0.1		%/A
ROOST	CONVERTER 2 (AV <sub>DD</sub> )	<u>I</u>		<b></b>		

## **Electrical Characteristics (continued)**

 $V_I$  = 3.7 V, CTRL = 3.7 V, EN = 3.7 V,  $V_{POS}$  = 4.6 V,  $V_{NEG}$  = -4.0 V,  $AV_{DD}$  = 7.7 V,  $T_J$  = -40°C to 85°C, typical values are at  $T_J$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Output valta as	SELP2 = Low		7.7		V
A \ /	Output voltage	SELP2 = High		5.8		V
$AV_{DD}$	Output valta as a second	25°C ≤ T <sub>A</sub> ≤ 85°C, no load	-1%		1%	
	Output voltage accuracy	-30°C ≤ T <sub>A</sub> ≤ 85°C, no load	-1.3%		1.3%	
r <sub>DS(on)3A</sub>	SWP2 switch on-resistance	1 200 mA		400		0
r <sub>DS(on)3B</sub>	SWP2 rectifier on-resistance	I <sub>(SWP2)</sub> = 200 mA		650		mΩ
f <sub>SW3</sub>	Switching frequency	I <sub>AVDD</sub> = 0 mA		1.7		MHz
I <sub>LIM3</sub>	Switch current limit	Inductor valley current	0.25	0.35	0.45	Α
R <sub>DCHG3</sub>	Discharge resistance	EN = GND, I <sub>(SWP2)</sub> = 1 mA	10	30	70	Ω
	Line regulation	I <sub>AVDD</sub> = 30 mA		0.02		%/V
	Load regulation			0.18		%/mA
CTRL IN	ITERFACE (CTRL, EN, SELP2)					
$V_{IH}$	Logic input high level voltage		1.2			V
$V_{IL}$	Logic input low level voltage				0.4	V
R	Pull-down resistance		150	400	860	kΩ
OTHER						
R <sub>CT</sub>	CT pin resistance		150	300	500	kΩ
t <sub>INIT</sub>	Initialization time			300	400	μs
t <sub>STORE</sub>	Data storage/accept time period		30		80	μs
t <sub>SDN</sub>	Shutdown time period		30		80	μs
T <sub>SD</sub>	Thermal shutdown temperature	Temperature rising		145		°C


## 7.6 Timing Requirements

		MIN	NOM	MAX	UNIT
CTRL INTERFACE					
$t_{LOW}$	Low-level pulse duration	2	10	25	μs
t <sub>HIGH</sub>	High-level pulse duration	2	10	25	μs
t <sub>OFF</sub>	Shutdown pulse duration (CTRL = low)	200			μs



## 7.7 Typical Characteristics

 $T_J = 25$ °C,  $V_I = 3.7$  V, unless otherwise stated.




## 8 Detailed Description

#### 8.1 Overview

The TPS65632 consists of two boost converters and an inverting buck-boost converter. The  $V_{POS}$  output is fixed at 4.6 V and  $V_{NEG}$  is programmable via a digital interface in the range of -1.4 V to -5.4 V; the default is -4 V. AV<sub>DD</sub> can be selected between 7.7 V and 5.8 V, using the SELP2 pin. The transition time of  $V_{NEG}$  output is adjustable by the CT pin capacitor.

## 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Boost Converter 1 (V<sub>POS</sub>)

Boost converter 1 uses a fixed-frequency current-mode topology. Its output voltage ( $V_{POS}$ ) is programmed at the factory to 4.6 V and cannot be changed by the user.

For highest output voltage accuracy, connect the output sense pin (FBS) directly to the positive terminal of the main output capacitor. If not used, the FBS pin can be left floating or connected to ground, in which case the boost converter senses the output voltage via the OUTP1 pin.

## 8.3.1.1 V<sub>(POS)</sub> Boost Output Sense (FBS Pin)

 $V_{(POS)}$  boost has a dedicated output sense pin (FBS). If FBS is floating or connected to ground,  $V_{(POS)}$  boost senses the output through OUTP1 pin.

#### 8.3.2 Inverting Buck-Boost Converter (V<sub>NEG</sub>)

The inverting buck-boost converter uses a constant-off-time current-mode topology. The converter's default output voltage ( $V_{NEG}$ ) is -4.0 V, but it can be programmed from -1.4 V to -5.4 V (see Programming  $V_{NEG}$ ).

#### 8.3.2.1 Programming V<sub>NEG</sub>

The digital interface allows programming of  $V_{NEG}$  in discrete steps. If the output voltage setting function is not required then the CTRL pin can also be used as a standard enable pin. The digital output voltage programming of  $V_{NEG}$  is implemented using a simple digital interface with the timing shown in Figure 5.




Figure 5. Digital Interface Using CTRL

When CTRL is pulled high the device starts up with its default voltage of -4 V. The device includes a 6-bit DAC that generates the output voltages shown in Table 1. The interface counts the rising edges applied to the CTRL pin once the device is enabled. According to Table 1,  $V_{NEG}$  is programmed to -5.2 V since 3 rising edges are detected.

#### **Feature Description (continued)**

#### Table 1.

Bit / Rising Edges	V <sub>NEG</sub>	DAC Value	Bit / Rising Edges	V <sub>NEG</sub>	DAC Value
0 / no pulse	-4.0 V	000000	21	-3.4 V	010101
1	–5.4 V	000001	22	-3.3 V	010110
2	-5.3 V	000010	23	-3.2 V	010111
3	-5.2 V	000011	24	-3.1 V	011000
4	-5.1 V	000100	25	-3.0 V	011001
5	-5.0 V	000101	26	-2.9 V	011010
6	-4.9 V	000110	27	-2.8 V	011011
7	-4.8 V	000111	28	-2.7 V	011100
8	-4.7 V	001000	29	-2.6 V	011101
9	-4.6 V	001001	30	-2.5 V	011110
10	-4.5 V	001010	31	-2.4 V	011111
11	-4.4 V	001011	32	-2.3 V	100000
12	-4.3 V	001100	33	-2.2 V	100001
13	-4.2 V	001101	34	–2.1 V	100010
14	-4.1 V	001110	35	-2.0 V	100011
15	-4.0 V	001111	36	-1.9 V	100100
16	-3.9 V	010000	37	-1.8 V	100101
17	-3.8 V	010001	38	-1.7 V	100110
18	−3.7 V	010010	39	-1.6 V	100111
19	-3.6 V	010011	40	−1.5 V	101000
20	−3.5 V	010100	41	-1.4 V	101001

#### 8.3.2.2 Controlling V<sub>NEG</sub> Transition Time

The transition time  $(t_{SET})$  is the time required to move  $V_{NEG}$  from one voltage level to the next. Users can control the transition time with a capacitor connected between the CT pin and ground. When the CT pin is left open or connected to ground the transition time is as short as possible. When a capacitor is connected to the CT pin the transition time is determined by the time constant  $(\tau)$  of the external capacitor  $(C_{(CT)})$  and the internal resistance of the CT pin  $(R_{CT})$ . The output voltage reaches 70% of its programmed value after  $1\tau$ .

An example is given when using 100 nF for  $C_{(CT)}$ .

$$\tau = 300 \text{ k}\Omega \times 100 \text{ nF} = 30 \text{ ms}$$
 (1)

The output voltage is at 70% of its final value after 1<sub>T</sub> (i.e. 30 ms in this case) and at its final value after approximately 3<sub>T</sub> (90 ms in this case).

#### 8.3.3 Boost Converter 2 (AV<sub>DD</sub>)

Boost converter 2 uses a fixed-frequency current-mode topology. The TPS65632 device supports fixed output voltages of 5.8 V and 7.7 V, selected by the SELP2 pin.  $AV_{DD} = 7.7$  V when SELP2 is low or left floating, and  $AV_{DD} = 5.8$  V when SELP2 is high.

#### 8.3.4 Soft Start and Start-Up Sequence

The devices feature a soft-start function to limit inrush current. Boost converter 2 ( $AV_{DD}$ ) is enabled when EN goes high. When CTRL goes high, boost converter 1 starts with a reduced switch current limit and 10 ms later the inverting buck-boost converter ( $V_{NEG}$ ) starts with its default value of -4 V. The typical start-up sequence is shown in Figure 6. The two boost converters operate independently and boost converter 1 ( $V_{POS}$ ) does not require boost converter 2 ( $AV_{DD}$ ) to be in regulation in order for it to start..




Figure 6. Start-Up Sequence

#### 8.3.5 Enable (CTRL)

The CTRL pin serves two functions: one is to enable and disable the device, and the other is to program the output voltage ( $V_{NEG}$ ) of the inverting buck-boost converter (see *Programming V\_{NEG}*). If the  $V_{NEG}$  programming function is not required the CTRL pin can be used as a standard enable pin for the device, which will start up with its default value of -4.0 V on  $V_{NEG}$ . The device is enabled when CTRL is pulled high and disabled when CTRL is pulled low.

Note that to ensure proper start up CTRL must be pulled low for a minimum of 200 µs before being pulled high again.

#### 8.3.6 Undervoltage Lockout

The device features an undervoltage lockout function that disables it when the input supply voltage is too low for proper operation.

#### 8.3.7 Short-Circuit Protection

#### 8.3.7.1 Short Circuits During Operation

The device is protected against short circuits of  $V_{POS}$  and  $V_{NEG}$  to ground and short circuit of these two outputs to each other. During normal operation an error condition is detected if  $V_{POS}$  falls below 4.1 V for longer than 3 ms or  $V_{NEG}$  is pulled above the programmed nominal output by 500 mV for longer than 3 ms. In either case the device goes into shutdown and the outputs are disconnected from the input. This state is latched, and to resume normal operation,  $V_{I}$  has to cycle below the undervoltage lockout threshold, or CTRL has to toggle LOW and then HIGH.

#### 8.3.7.2 Short Circuits During Start Up

During start up an error condition is detected in the following cases:

- V<sub>POS</sub> is not in regulation 10 ms after CTRL goes HIGH
- V<sub>NEG</sub> is higher than threshold level 10 ms after CTRL goes HIGH
- V<sub>NEG</sub> is not in regulation 20 ms after CTRL goes HIGH

If any of the above conditions is met the device goes into shutdown and the outputs are disconnected from the input. This state is latched, and to resume normal operation  $V_I$  has to cycle below the undervoltage threshold, or CTRL has to toggle LOW and HIGH.

#### 8.3.8 Output Discharge During Shut Down

The device discharges outputs during shutdown. Figure 7 shows the discharge control.




Figure 7. Outputs Discharge During Shut Down

#### 8.3.9 Thermal Shutdown

The TPS65632 device enters thermal shutdown if its junction temperature exceeds 145°C (typical). During thermal shutdown none of the device's functions are available. To resume normal operation  $V_I$  has to cycle below the undervoltage threshold, or CTRL has to toggle LOW and then HIGH.

#### 8.4 Device Functional Modes

#### 8.4.1 Operation with $V_1 < 2.9 \text{ V}$

The recommended minimum input supply voltage for full-performance is 2.9 V. The device continues to operate with input supply voltages below 2.9 V, however, full performance is not guaranteed. The TPS65632 device does not operate with input supply voltages below the UVLO threshold.

#### 8.4.2 Operation with $V_I \approx V_{POS}$ (Diode Mode)

The TPS65632 device features a "diode" mode that enables it to regulate its  $V_{POS}$  output even when the input supply voltage is close to  $V_{POS}$  (that is, too high for normal boost operation). When operating in diode mode the  $V_{POS}$  boost converter's high-side switch is disabled and its body diode used as the rectifier. Note that a minimum load of  $\approx$ 2 mA is required to proper output regulation in diode mode.

#### 8.4.3 Operation with CTRL

When a low-level signal is applied to the CTRL pin the device is disabled and switching is inhibited. When the input supply voltage is above the UVLO threshold and a high-level signal is applied to the CTRL pin the device is enabled and its start-up sequence begins.

9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TPS65632 device is intended to supply the main analog supplies required by AMOLED displays.  $V_{POS}$  is fixed at 4.6 V, but  $V_{NEG}$  can be programmed using the CTRL pin to voltages in the range -1.4 V to -5.4 V. The SELP2 pin can be used to set  $AV_{DD}$  to either 5.8 V or 7.7 V. The device is highly integrated and requires few external components.

## 9.2 Typical Application

Figure 8 shows a typical application circuit suitable for supplying AMOLED displays in smartphone applications. The circuit is designed to operate from a single-cell Li-Ion battery and generates a positive output voltage  $V_{POS}$  of 4.6 V, a negative output voltage  $V_{NEG}$  of -4.0 V, and a positive output voltage  $AV_{DD}$  of 5.8 V or 7.7 V. The  $V_{POS}$  and  $V_{NEG}$  outputs are each capable of supplying up to 300 mA of current, and the  $AV_{DD}$  output of up to 30 mA.




Figure 8. Typical Application Circuit

ZHCSDG2 - MARCH 2015 www.ti.com.cn

# TEXAS INSTRUMENTS

## **Typical Application (continued)**

#### 9.2.1 Design Requirements

For this design example, use the parameters shown in Table 2

**Table 2. Design Parameters** 

PARAMETER	VALUE
Input voltage range	2.9 V to 4.5 V
Output voltage	$V_{POS} = 4.6 \text{ V}$ $V_{NEG} = -4.0 \text{ V}$ $AV_{DD} = 7.7 \text{ V}$
Current	$I_{(VPOS)} = 300 \text{ mA}$ $I_{(VNEG)} = 300 \text{ mA}$ $I_{(AVDD)} = 30 \text{ mA}$
Switching Frequency	$f_{(SWP1)} = 1.7 \text{ MHz}$ $f_{(SWN)} = 1.7 \text{ MHz}$ $f_{(SWP2)} = 1.7 \text{ MHz}$

## 9.2.2 Detailed Design Procedure

In order to maximize performance, the TPS65632 device has been optimized for use with a relatively narrow range of component values, and customers are strongly recommended to use the application circuits shown in Figure 8 with the components listed in Table 3 and Table 4.

#### 9.2.2.1 Inductor Selection

The  $V_{POS}$  and  $V_{NEG}$  converters have been optimized for use with 4.7- $\mu$ H inductors and the  $AV_{DD}$  boost converter has been optimized for use with 10- $\mu$ H inductors. For optimum performance it is recommended that these values be used in all applications. Customers using different inductors than the ones in Table 3 are strongly recommended to characterize circuit performance fully before finalizing their design. Customers should pay particular attention to the inductors' saturation current and ensure it is adequate for their application's worst-case conditions (which may also be during start-up).

**Table 3. Inductor Selection** 

REFERENCE DESIGNATOR	VALUE	MANUFACTURER	PART NUMBER		
L1, L3	4.7 μH	Coilcraft	XFL4020-4R7ML		
L2	10 μH	Coilmaster	MMPP252012-100N		

#### 9.2.2.2 Capacitor Selection

The recommended capacitor values are shown in Table 4. Applications using less than the recommended capacitance (e.g. to save PCB area) may exhibit increased voltage ripple. In general, the lower the output current, the lower the necessary capacitance. Customers should be aware that ceramic capacitors of the kind typically used with the TPS65632 device exhibit dc bias effects, which means their effective capacitance under normal operating conditions may be significantly lower than their nominal capacitance value. Customers must ensure that the *effective* capacitance is sufficient for their application's performance requirements.


**Table 4. Capacitor Selection** 

REFERENCE DESIGNATOR	VALUE	MANUFACTURER	PART NUMBER
C1	3 × 10 μF	Murata	GRM21BR71A106KE51
C2, C6	10 μF	Murata	GRM21BR71A106KE51
C3	2 × 10 μF	Murata	GRM21BR71A106KE51
C4, C5	100 nF	Murata	GRM155B11A104KA01




#### 9.2.3 Application Curves

Unless otherwise stated:  $T_A$  = 25°C,  $V_I$  = 3.7 V,  $V_{POS}$  = 4.6 V,  $V_{NEG}$  = -4.0 V,  $AV_{DD}$  = 7.7 V; L1 = L3 = XFL4020-4R7ML, and L2 = MMPP252012-100N.





ZHCSDG2 – MARCH 2015 www.ti.com.cn













## 10 Power Supply Recommendations

The TPS65632 device is designed to operate with input supply voltages in the range 2.9 V to 4.5 V. If the input supply voltage is located more than a few centimeters away from the device, additional bulk capacitance may be required. The three 10-µF capacitors shown in Figure 8 are suitable for typical applications.

## 11 Layout

www.ti.com.cn

## 11.1 Layout Guidelines

- Place the input capacitor on PVIN and the output capacitor on OUTN as close as possible to device. Use short and wide traces to connect the input capacitor on PVIN and the output capacitor on OUTN.
- Place the output capacitor on OUTP1 and OUTP2 as close as possible to device. Use short and wide traces
  to connect the output capacitor on OUTP1 and OUTP2.
- · Connect the ground of CT capacitor with AGND, pin 7, directly.
- Connect input ground and output ground on the same board layer, not through via hole.
- Connect AGND, PGND1 and PGND2 with exposed thermal pad.

## 11.2 Layout Example




Figure 32. Recommended PCB Layout

## 12 器件和文档支持

## 12.1 器件支持

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

## 12.2 商标

## 12.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 12.4 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TPS65632RTER	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PC6I
TPS65632RTER.A	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PC6I
TPS65632RTET	Active	Production	WQFN (RTE)   16	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PC6I
TPS65632RTET.A	Active	Production	WQFN (RTE)   16	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PC6I

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

3 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月