







TPS65400 ZHCSD04E - NOVEMBER 2014 - REVISED MARCH 2022

TPS65400 具有 PMBus/I²C 接口、4.5V 至 18V 输入、灵活的电源管理单元

1 特性

- 每个开关稳压器的效率高达 95%
- 开关稳压器规格:

- 输入电压范围: 4.5V 至 18V

- V_{OUT} 范围: 0.6V-90%V_{IN}

- SW1、SW2 I_{OUT}: 4A(最大值)

- SW3、SW4 I_{OUT}: 2A(最大值)

- 预偏置启动算法可最大限度地减小启动期间的电压
- 内部欠压锁定 (UVLO)、过流保护 (OCP)、过压保 护 (OVP) 和过热保护 (OTP)
- 符合 AECQ-100 1 级标准
- 热增强型 7mm × 7mm 48 引脚 0.5mm 间距 VQFN
- 引脚访问特性:
 - 通过外部反馈电阻器可调节 Vout
 - 通过每个开关的精密使能引脚实现时序控制
 - 通过电阻器在 275 kHz 至 2.2 MHz 范围内调节 PWM 开关频率
 - 时钟同步输入和时钟输出
 - 通过外部电容器实现软启动延迟
 - 必要时可通过在 SW1 和 SW2 之间以及 SW3 和 SW4 之间进行电流共享来满足高电流需求
- PMBus 运行时控制和状态
 - 通过调整 V_{RFF} 可实现运行时电压定位
 - 启用和禁用每个开关
 - 故障和状态监控
- 用户可配置的 PMBus/I²C 选项,保存在 EEPROM
 - 电源导通和关断时序控制
 - 可基于固定延时时间或依赖 PGOOD 实现时序
 - 可通过 VREF 配置实现初始电压定位
 - 可针对每个开关调节 PWM 频率
 - 可针对每个开关单独进行 PWM 相位对齐以最大 限度地减小纹波和电容器尺寸
 - 可调节每个稳压器的电流限值以优化电感器的尺 寸和成本
 - 软启动时间

2 应用

- 小型蜂窝基站 (BTS) (例如:微微蜂窝和微蜂 窝);宏BTS(使用多个PMU)
- 以太网供电 (PoE) 通信基础设备
- 汽车信息娱乐系统和远程信息处理
- 为 DSP 和 MCU 供电
- 工业和工厂自动化
- 要求小尺寸、高效率、高工作环境温度和灵活电源 管理的系统


3 说明

TPS65400 是一款集成型电源管理单元 (PMU),针对 对小尺寸和高电源转换效率有要求的应用进行了优化, 使得小型空间受限类设备能够在高温环境下工作而无需 制冷。此器件可借助优化的稳压器组合从中间配电总线 进行单级转换,从而在系统级别实现高能效。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
TPS65400	VQFN (48)	7.00mm × 7.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版原理图



Table of Contents

1 特性	1	8.4 Device Functional Modes	29
<u> </u>		8.5 Programming	30
- 二/ 3 说明		8.6 Register Maps	
4 Revision History		9 Application and Implementation	55
5 说明(续)		9.1 Application Information	<mark>5</mark> 5
6 Pin Configuration and Functions		9.2 Typical Applications	
7 Specifications		10 Power Supply Recommendations	68
7.1 Absolute Maximum Ratings		11 Layout	69
7.2 ESD Ratings		11.1 Layout Guidelines	69
7.3 Recommended Operating Conditions		11.2 Layout Example	<mark>7</mark> 0
7.4 Thermal Information		12 Device and Documentation Support	71
7.5 Electrical Characteristics		12.1 Documentation Support	<mark>7</mark> 1
7.6 System Characteristics		12.2 接收文档更新通知	
7.7 Operational Parameters		12.3 术语表	71
7.8 Package Dissipation Ratings		12.4 Trademarks	
7.9 Typical Characteristics: System Efficiency		12.5 Electrostatic Discharge Caution	
8 Detailed Description		12.6 术语表	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagrams		Information	71
8.3 Feature Description			
0.0 1 Catalo Description			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision D (July 2018) to Revision E (March 2022)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式。	1
Changes from Revision C (May 2018) to Revision D (July 2018)	Page
Added soldering and storage temperature	6
Added minimum value for T _J	6
- Updated the default timing for $t_{\mbox{\scriptsize ON_DELAY}}$ and $t_{\mbox{\scriptsize OFF_DELAY}}$ to 5 ms in the	

5 说明(续)

TPS65400 实现了兼容 PMBus-I²C 的数字接口。此接口可在运行时更改稳定电压、电源时序、相位交错、工作频率以及读回工作状态等,从而帮助内核芯片优化系统性能。

TPS65400 包含 4 个具有集成式场效应晶体管 (FET) 的高电流降压开关稳压器 (SW1、SW2、SW3 和 SW4)。这些开关电源专门用于为大电流数字电路 (例如处理器、现场可编程门阵列 (FPGA)、专用集成电路 (ASIC)、存储器和数字输入/输出 (I/O)) 供电。SW1 和 SW2 支持 4A 电流,而 SW3 和 SW4 支持 2A 电流。每个稳压器的开关频率可单独调节至高达 2.2 MHz。


每个开关均具有可编程的限流功能,因此可为无需最大电流能力的特定应用配置优化电感器额定值。

TPS65400 可由 4.5V 和 18V 之间的单输入电压轨供电,因此非常适合由 5V 或 12V 中间电源配电母线供电运行的应用。

可使用单独的使能端子或者通过 I²C 总线将时序编程到板载 EEPROM 中来满足时序要求。输出电压可通过外部电阻网络进行设置, VREF 的可编程范围介于 0.6 V 到 1.87 V 之间(阶跃为 10 mV)。所有控制和状态信息均可通过兼容 PMBus 的 I²C 总线进行访问。

TPS65400 具有高度的灵活性,可通过 I²C 总线提供全方位的监视和控制,同时还能够为不使用 I²C 的系统提供电压以及基于外部元件实现的可编程性。

6 Pin Configuration and Functions



Thermal pad must be soldered to PCB as SW3 and SW4 power ground.

图 6-1. 48-Pin VQFN RGZ Package (Top View)

表 6-1. Pin Functions

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
CB1	1	Bootstrap pin for the high-side MOSFET gate drive for SW1

Copyright © 2022 Texas Instruments Incorporated



表 6-1. Pin Functions (continued)

SW1 3 Switch pin for SW1 PVIN1 5 Power input for the buck switching regulator SW1 PVIN1 5 Power input for the buck switching regulator SW1 PVIN1 5 Power input for SW2 PGND1 7 Power ground for buck converters PGND2 8 Power ground for buck converters 9 SW2 10 Switch pin for SW2 11 Switch pin for SW2 11 Bootstrap pin for the SW2 high-side MOSFET gate drive ENSW2 11 Senable input pin for SW2. Active high. A 2-µA internal pullup current is inside. VFB2 14 Feedback input pin for SW2 COMP2 15 Compensation pin for external compensation network for SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2. SS2/PG2 16 Soft start for SW2 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through it? to display the PGODD signal instead. PGODD 17 Dealt! PGODD signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all switchers are disabled, PGODD is low. VDDA 19 Output of internal regulator of or analog controls VDDA 20 3.3-V output of internal regulator digital controls VIN 22 Analog V _N . Power input pin for the VDDD, VDDA, and VGATE subregulator power CE 23 Self-start for SW3 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through it is control to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profit the principle of the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through it is control to signal instead. COMP3 25 Compensation pin for sw3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through it? to display the PGODD signal instead. CB3 28 Bootstrap pin for SW3. Attive high. A 2-µA internal pullup current is inside. CB3 28 Bootstrap pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for SW4. The maximum rated output current is 2 A.	PIN		表 6-1. Pin Functions (continued)
SW1 3 Switch pin for SW1 4 4 Power input for the buck switching regulator SW1 5 Power input for the buck switching regulator SW1 5 Power input for SW2 9 PGND1 7 Power ground for buck converters 9 9 SW2 10 Switch pin for SW2 11 Switch pin for SW2 11 Switch pin for SW2 12 Bootstrap pin for the SW2 high-side MOSFET gate drive 11 Enable input pin for SW2 13 Enable input pin for SW2 Active high. A 2-µA internal pullup current is inside. WFB2 14 Feedback input pin for SW2 Active high. A 2-µA internal pullup current is inside. WFB2 14 Feedback input pin for SW2 Active high. A 2-µA internal pullup current is inside. WFB2 15 SW1 controller to control both SW1 and SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2. Pulling this line high to VDDA configures the SW2/PG2 16 Soft start for SW2 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through if °C to display the PGODD2 signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all switchers are disabled, PGOOD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDDD 20 3.3-V output of internal regulator digital controls VDDD 21 Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulator directions are disabled. Configuration is reloaded from EEPROM as p of the power-up sequence when CE goes high. SS3/PG3 24 Scif-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through it for by SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through it for sw3 ingh-side MOSFET gate drive SW3 29 Switch pin for SW3. Act	NAME	NO.	DESCRIPTION
A PVIN1		2	
PVIN1	SW1	3	Switch pin for SW1
PVIN2 6 Power input for SW2 PGND1 7 Power ground for buck converters PGND2 8 Power ground for buck converters 9 SW2 10 Switch pin for SW2 11 Bootstrap pin for the SW2 high-side MOSFET gate drive ENSW2 11 Enable input pin for SW2. Active high. A 2-µA internal pullup current is inside. VFB2 14 Feedback input pin for SW2. COMP2 15 Compensation pin for external compensation network for SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2. SS2/PG2 16 Soft sart for SW2 (default) A capacitor is used to set the start-up time. This pin can also be reconfigured through I²C to display the PGODD signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all switchers are disabled, PGODD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDDA 20 3.3-V output of internal regulator for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power CE 23 Compensation pin for the VDDD, VDDA, and VGATE subregulator power CR 23 Compensation pin for sw3 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through I²C to display the PGODD signal is not recommended. When low, internal regulator digital controls COMP3 25 Compensation pin for sw3 sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I²C to display the PGODD3 signal instead. COMP3 25 Compensation pin for sW3. Active high. A 2-µA internal pullup current is inside. CB 28 Bootstrap pin for SW3. Active high. A 2-µA internal pullup current is a A. PVIN3 30 Power input for SW4. SW4 32 Switch pin for SW4. The maximum rated output current is 2 A.		4	
PGND1 7 Power ground for buck converters PGND2 8 Power ground for buck converters SW2 10 Switch pin for SW2 CB2 12 Bootstrap pin for the SW2 high-side MOSFET gate drive ENSW2 13 Enable input pin for SW2. Active high. A 2-μA internal pullup current is inside. VFB2 14 Feedback input pin for SW2. COMP2 15 Compensation pin for external compensation network for SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2. SS2/PG2 16 Soft start for SW2 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through I²C to display the PGODD signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all switchers are disabled, PGOOD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDD 20 3.3-V output of internal regulator for digital controls VDD 21 Ground connection for analog controls VIN 22 Analog V _N . Power input pin for the VDDD, VDDA, and VGATE subregulator power CE 23 Analog V _N . Power input pin for	PVIN1	5	Power input for the buck switching regulator SW1
PGND2 8 Power ground for buck converters 9 SW2 10 Switch pin for SW2 11 Switch pin for SW2 11 Enable input pin for SW2 11 Enable input pin for SW2. Active high. A 2-µA internal pullup current is inside. VFB2 14 Feedback input pin for SW2 COMP2 15 Compensation pin for external compensation network for SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2. SS2/PG2 16 Soft start for SW2 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through I ² C to display the PGODD2 signal instead. PGOOD 17 Default PGOOD signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all switchers are disabled, PGOOD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDDD 20 3.3-V output of internal regulator digital controls AGND 21 Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulatare shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as prof the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I ² C to display the PGODD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3. Active high. A 2-µA internal pullup current is inside. CB3 28 Bootstrap pin for SW3. Active high. A 2-µA internal pullup current is example. PVIN3 30 Power input for SW4. The maximum rated output current is 2 A. PVIN4 31 Power input for SW4.	PVIN2	6	Power input for SW2
SW2 10 Switch pin for SW2 11 Switch pin for SW2 11 Switch pin for SW2 12 Bootstrap pin for the SW2 high-side MOSFET gate drive 11 Switch pin for SW2 13 Enable input pin for SW2. Active high, A 2-µA internal pullup current is inside. VFB2 14 Feedback input pin for SW2 COMP2 15 Compensation pin for external compensation network for SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2. SS2/PG2 16 Soft start for SW2 (default), A capacitor is used to set the start-up time. This pin can also be reconfigured through I²C to display the PGODD signal instead. PGOOD 17 Default PGOOD signal is for all switchers. It can be changed according to (D2h) PIN_CONF/G_00. If all switchers are disabled, PGOOD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDDD 20 3.3-V output of internal regulator for digital controls AGND 21 Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power Chip enables. Internal pullup current will default to high if the pin is left floating, Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulatar are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profit the proverup sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I²C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for SW3. Active high. A 2-µA internal pullup current is inside. CB3 28 Bootstrap pin for SW3. Active high. A 2-µA internal pullup current is inside. SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVINA 31 Power input for buck switching regulator SW3 PVINA 32 Switch pin for SW4. The maximum rated output current is 2 A.	PGND1	7	Power ground for buck converters
SW2 10 Switch pin for SW2 11 Switch pin for SW2 11 Switch pin for SW2 12 Bootstrap pin for the SW2 high-side MOSFET gate drive 11 Sensible input pin for SW2. Active high. A 2-μA internal pullup current is inside. 12 Feedback input pin for SW2. Active high. A 2-μA internal pullup current is inside. 13 Feedback input pin for SW2 (active high. A 2-μA internal pullup current is inside. 14 Feedback input pin for SW2 (active high. A 2-μA internal pullup current is inside. 15 SW1 (controller to control both SW1 and SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2. SS2/PG2 16 Soft start for SW2 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through i²C to display the PGOOD2 signal instead. 17 Default PGOOD signal is for all switchers. It can be changed according to (D2h) PIN_CONF/G_00. If all switchers are disabled, PGOOD is low. 18 Supply for gate drives. Bypass locally to PGND. 19 Output of internal regulator for analog controls 19 Output of internal regulator digital controls 19 Output of internal regulator digital controls 19 Ground connection for analog controls 19 Ground 20 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power 19 Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulator shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profits are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profits are shutdown to minimize power, and functions are disabled.	PGND2	8	Power ground for buck converters
111 CB2 12 Bootstrap pin for the SW2 high-side MOSFET gate drive		9	
CB2 12 Bootstrap pin for the SW2 high-side MOSFET gate drive ENSW2 13 Enable input pin for SW2. Active high. A 2-μA internal pullup current is inside. VFB2 14 Feedback input pin for SW2 COMP2 15 Compensation pin for external compensation network for SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2. SS2/PG2 16 Soft start for SW2 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through I²C to display the PGODD signal instead. PGOOD 17 Default PGOOD signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all switchers are disabled, PGOOD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDD 20 3.3-V output of internal regulator digital controls VIN 22 Analog V _N . Power input pin for the VDDD, VDDA, and VGATE subregulator power CE 23 Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulat are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as prof the power-up sequence when CE goes high. SS3/PG3	SW2	10	Switch pin for SW2
ENSW2 13 Enable input pin for SW2. Active high. A 2-µA internal pullup current is inside. VFB2 14 Feedback input pin for SW2 COMP2 15 Compensation pin for external compensation network for SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2. SS2/PG2 16 Soft start for SW2 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through I/C to display the PGOOD2 signal instead. PGOOD 17 Default PGOOD signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all switchers are disabled, PGOOD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDDD 20 3.3-V output of internal regulator digital controls Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulat are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profit the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I/C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3. Active high. A 2-µA internal pullup current is inside. CB3 28 Bootstrap pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4 SW4 32 Switch pin for SW4. The maximum rated output current is 2 A.		11	
VFB2 14 Feedback input pin for SW2 COMP2 15 Compensation pin for external compensation network for SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2. SS2/PG2 16 Soft start for SW2 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through I²C to display the PGOOD2 signal instead. PGOOD 17 Default PGOOD signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all switchers are disabled, PGOOD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDDD 20 3.3-V output of internal regulator digital controls Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulatar are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as pof the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I²C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3. Active high. A 2-µA internal pullup current is inside. CB3 28 Bootstrap pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4.	CB2	12	Bootstrap pin for the SW2 high-side MOSFET gate drive
COMP2 15 Compensation pin for external compensation network for SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2. SS2/PG2 16 Soft start for SW2 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through I²C to display the PGOOD2 signal instead. PGOOD 17 Default PGOOD signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all switchers are disabled, PGOOD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDDD 20 3.3-V output of internal regulator digital controls AGND 21 Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power CE 23 Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulate are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profit the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I²C to display the PGOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3. Active high. A 2-μA internal pullup current is inside. CB3 28 Bootstrap pin for SW3. Active high. A 2-μA internal pullup current is inside. CB3 28 Bootstrap pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4. The maximum rated output current is 2 A.	ENSW2	13	Enable input pin for SW2. Active high. A 2-µA internal pullup current is inside.
SW1 controller to control both SW1 and SW2. SS2/PG2 16 SOft start for SW2 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through I²C to display the PGOOD2 signal instead. Default PGOOD signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all switchers are disabled, PGOOD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDDD 20 3.3-V output of internal regulator digital controls AGND VIN 21 Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power CE 23 Chip enables. Internal pulllup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulat are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profit the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I²C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3 Enable input pin for SW3. Active high. A 2-µA internal pullup current is inside. CB3 28 Bootstrap pin for SW3 high-side MOSFET gate drive SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 POWEN 30 Switch pin for SW4. The maximum rated output current is 2 A.	VFB2	14	Feedback input pin for SW2
hrough I²C to display the PGOOD2 signal instead. PGOOD 17 Default PGOOD signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all switchers are disabled, PGOOD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDDD 20 3.3-V output of internal regulator digital controls Ground connection for analog controls VIN 21 Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulat are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as prof the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I²C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3. Active high. A 2-μA internal pullup current is inside. CB3 28 Bootstrap pin for SW3. The maximum rated output current is 2 A. PVIN3 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4. The maximum rated output current is 2 A.	COMP2	15	Compensation pin for external compensation network for SW2. Pulling this line high to VDDA configures the SW1 controller to control both SW1 and SW2.
switchers are disabled, PGOOD is low. VDDG 18 Supply for gate drives. Bypass locally to PGND. VDDA 19 Output of internal regulator for analog controls VDDD 20 3.3-V output of internal regulator digital controls AGND 21 Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulat are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as prof the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I ² C to display the PGOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3 27 Enable input pin for SW3. Active high. A 2-µA internal pullup current is inside. CB3 28 Bootstrap pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4. The maximum rated output current is 2 A.	SS2/PG2	16	Soft start for SW2 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through I ² C to display the PGOOD2 signal instead.
VDDA 19 Output of internal regulator for analog controls VDDD 20 3.3-V output of internal regulator digital controls AGND 21 Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulat are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profit the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I ² C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3 ENSW3 27 Enable input pin for SW3. Active high. A 2-µA internal pullup current is inside. CB3 28 Bootstrap pin for SW3 high-side MOSFET gate drive SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4. SW4 32 Switch pin for SW4. The maximum rated output current is 2 A.	PGOOD	17	
VDDD 20 3.3-V output of internal regulator digital controls AGND 21 Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power CE 23 Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulat are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profit the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I²C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3. Active high. A 2-μA internal pullup current is inside. CB3 28 Bootstrap pin for SW3 high-side MOSFET gate drive SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4. The maximum rated output current is 2 A.	VDDG	18	Supply for gate drives. Bypass locally to PGND.
AGND 21 Ground connection for analog controls VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulat are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profit the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I²C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3 ENSW3 27 Enable input pin for SW3. Active high. A 2-μA internal pullup current is inside. CB3 28 Bootstrap pin for SW3 high-side MOSFET gate drive SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4. The maximum rated output current is 2 A.	VDDA	19	Output of internal regulator for analog controls
VIN 22 Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulat are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profit the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I²C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3 ENSW3 27 Enable input pin for SW3. Active high. A 2-μA internal pullup current is inside. CB3 28 Bootstrap pin for SW3 high-side MOSFET gate drive SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4. The maximum rated output current is 2 A.	VDDD	20	3.3-V output of internal regulator digital controls
Chip enables. Internal pullup current will default to high if the pin is left floating. Connect to an open-drain output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulat are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profit the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I ² C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3. Active high. A 2-μA internal pullup current is inside. CB3 28 Bootstrap pin for SW3 high-side MOSFET gate drive SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4. The maximum rated output current is 2 A.	AGND	21	Ground connection for analog controls
CE 23 output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulat are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as profit the power-up sequence when CE goes high. SS3/PG3 24 Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured through I²C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3 ENSW3 27 Enable input pin for SW3. Active high. A 2-μA internal pullup current is inside. CB3 28 Bootstrap pin for SW3 high-side MOSFET gate drive SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4. The maximum rated output current is 2 A.	VIN	22	Analog V _{IN} . Power input pin for the VDDD, VDDA, and VGATE subregulator power
through I ² C to display the PGOOD3 signal instead. COMP3 25 Compensation pin for external compensation network for SW3 VFB3 26 Feedback input pin for SW3 ENSW3 27 Enable input pin for SW3. Active high. A 2-µA internal pullup current is inside. CB3 28 Bootstrap pin for SW3 high-side MOSFET gate drive SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4. SW4 SW4 Switch pin for SW4. The maximum rated output current is 2 A.	CE	23	output to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulators are shutdown to minimize power, and functions are disabled. Configuration is reloaded from EEPROM as part
VFB3 26 Feedback input pin for SW3 ENSW3 27 Enable input pin for SW3. Active high. A 2-μA internal pullup current is inside. CB3 28 Bootstrap pin for SW3 high-side MOSFET gate drive SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4 SW4 32 Switch pin for SW4. The maximum rated output current is 2 A.	SS3/PG3	24	
ENSW3 27 Enable input pin for SW3. Active high. A 2-μA internal pullup current is inside. CB3 28 Bootstrap pin for SW3 high-side MOSFET gate drive SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4 SW4 32 Switch pin for SW4. The maximum rated output current is 2 A.	COMP3	25	Compensation pin for external compensation network for SW3
CB3 28 Bootstrap pin for SW3 high-side MOSFET gate drive SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4 SW4 32 Switch pin for SW4. The maximum rated output current is 2 A.	VFB3	26	Feedback input pin for SW3
SW3 29 Switch pin for SW3. The maximum rated output current is 2 A. PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4 SW4 32 Switch pin for SW4. The maximum rated output current is 2 A.	ENSW3	27	Enable input pin for SW3. Active high. A 2-µA internal pullup current is inside.
PVIN3 30 Power input for buck switching regulator SW3 PVIN4 31 Power input for SW4 SW4 32 Switch pin for SW4. The maximum rated output current is 2 A.	CB3	28	Bootstrap pin for SW3 high-side MOSFET gate drive
PVIN4 31 Power input for SW4 SW4 32 Switch pin for SW4. The maximum rated output current is 2 A.	SW3	29	Switch pin for SW3. The maximum rated output current is 2 A.
SW4 32 Switch pin for SW4. The maximum rated output current is 2 A.	PVIN3	30	Power input for buck switching regulator SW3
· ·	PVIN4	31	Power input for SW4
	SW4	32	Switch pin for SW4. The maximum rated output current is 2 A.
CB4 33 Bootstrap pin for SW4 high-side MOSFET gate drive	CB4	33	Bootstrap pin for SW4 high-side MOSFET gate drive
ENSW4 34 Enable input pin for SW4. Active high. A 2-μA internal pullup current is inside.	ENSW4	34	Enable input pin for SW4. Active high. A 2-µA internal pullup current is inside.
VFB4 35 Feedback input pin for SW4	VFB4	35	Feedback input pin for SW4
COMP4 Compensation pin for external compensation network for SW4. Pulling this line high to VDDA configures the SW3 controller to control both SW3 and SW4.	COMP4	36	Compensation pin for external compensation network for SW4. Pulling this line high to VDDA configures the SW3 controller to control both SW3 and SW4.
SS4/PG4 Soft start for SW4 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through I ² C to display the PGOOD4 signal instead.	SS4/PG4	37	
I2CADDR 38 Select I ² C address with a resistor to AGND.	I2CADDR	38	Select I ² C address with a resistor to AGND.



表 6-1. Pin Functions (continued)

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
RST_N	39	Reset of digital logic. When low, all switchers are disabled. Configuration is reloaded from EEPROM when RESET_N is deasserted.
RCLOCK_SYNC	40	Resistor for setting primary clock frequency from 275 kHz to 2.2 MHz or for clock sync
I2CALERT	41	Open-drain output that is pulled low for 200 µs when a timeout condition is detected by the I ² C watchdog on either SDA or SCL.
SDA	42	Data input/output pin for I ² C bus
SCL	43	Clock input pin for I ² C bus
CLK_OUT	44	Clock output signal. Open-collector output, requires pull up
SS1/PG1	45	Soft start for SW1 (default). A capacitor is used to set the start-up time. This pin can also be reconfigured through I ² C to display the PGOOD1 signal instead.
COMP1	46	Compensation pin for external compensation network for SW1
VFB1	47	Feedback input pin for SW1
ENSW1/ENSEQ	48	Enable input pin for SW1. Active high. A 2-µA internal pullup current is inside.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT
Junction temper	PVIN1, PVIN2, PVIN3, PVIN4, VIN		20.0	V
	CB1, CB2, CB3, CB4 referenced to SWx	- 0.3	7.5	V
Input voltage	CLK_OUT, VFB1, VFB2, VFB3, VFB4, RST_N, I2CALERT, CLK_OUT, I2CADDR, RCLOCK_SYNC	- 0.3	VDDD or 3.6	V
	SW1, SW2, SW3, SW4	- 1.0	20.0	V
	VDDA, VDDG	- 0.3	7.5	V
	PGOOD, SS1/PG1, SS2/PG2, SS3/PG3, SS4/PG4, COMP1, COMP2, COMP3, COMP4, CE	- 0.3	VDDA or 7.5	V
	VDDD	- 0.3	3.6	V
	SCL, SDA, ENSW1, ENSW2, ENSW3, ENSW4	- 0.3	4.0	V
Junction temperature, T _{J-max}			150	°C
Maximum lead temperature (soldering, 10 s)			260	°C
Storage tempera	ature, T _{stg}	- 55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD) d	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Load current Load current	PVIN1, PVIN2, PVIN3, PVIN4, VIN	- 0.3	18.0	V
	CB1, CB2, CB3, CB4 referenced to SWx	- 0.3	7.0	V
Input voltage	ENSW1, ENSW2, ENSW3, ENSW4, SCL, SDA, CLK_OUT, RST_N, SCL, SDA, I2CALERT, CLK_OUT, I2CADDR, RCLOCK_SYNC, VDDD	- 0.3	3.3	V
	SW1, SW2, SW3, SW4	- 1.0	18.0	V
	VDDA, VDDG	- 0.3	7.0	V
	PGOOD, SS1/PG1, SS2/PG2, SS3/PG3, SS4/PG4, COMP1, COMP2, COMP3, COMP4, CE	- 0.3	7.0	V
	VFB1, VFB2, VFB3, VFB4	0.6	1.87	V
Load current	I _{OUT1} , I _{OUT2} 0		4	Α
Load current	I _{OUT3} , I _{OUT4}	0	2	Α
Junction tempe	unction temperature		125	°C

Product Folder Links: TPS65400

7.4 Thermal Information

		TPS65400	
	THERMAL METRIC ⁽¹⁾	RGZ (VQFN)	UNIT
		48 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	29.8	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	14.9	°C/W
R ₀ JB	Junction-to-board thermal resistance	6.3	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	°C/W
ψ ЈВ	Junction-to-board characterization parameter	6.3	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	0.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

 V_{IN} = 12 V, Frequency = 500 kHz, $T_{.I}$ = -40°C to 125°C, typical values are at $T_{.I}$ = 25°C, unless otherwise indicated

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SWITCHER 1 A	AND SWITCHER 2		,		'	
I _{limit1} , I _{limit2}	SW1, SW2 high-side current limit adjustment range		2		6	Α
I _{limit-accuracy}	Accuracy to nominal current limit value	I _{limit} = 4 A, 5 A, 6 A	- 25%		25%	
R _{dson} HS	SW1, SW2 HS Rds(on)			66		mΩ
R _{dson} LS	SW1, SW2 LS Rds(on)			42		mΩ
SWITCHER 3 A	AND SWITCHER 4					
I _{limit3} , I _{limit4}	SW3 and SW4 current limit		0.5		3	Α
I _{limit accuracy}	Accuracy to nominal current limit value	I _{limit} = 1 A, 2 A, 3 A	- 25%		25%	
R _{dson} HS	SW3 and SW4 HS Rds(on)			120		mΩ
R _{dson} LS	SW3/4 LS Rds(on)			90		mΩ
FEEDBACK A	ND ERROR AMPLIFIERS FOR SW1 - S	W4			'	
VFB	Accuracy	V _{REF} = 1 V	- 1%		1%	
V _{REFn}	Error amplifier reference voltage	Default value		800		mV
V _{REF_STEP}	I ² C programmable V _{REF} step size			10		mV
Gm	Error amplifier transconductance		95	133	165	μS
I _{sink}	Sink			12		μΑ
I _{source}	Source			12		μΑ
PWM SWITCH	ING CHARACTERISTICS					
Phase_err12 ⁽¹⁾	Phase error between SW1 and SW2	F _{sw} = 1.1 MHz		5°		
Phase_err34 ⁽¹⁾	Phase error between SW3 and SW4	F _{sw} = 1.1 MHz		5°		
F _{sw}	Resistor-configurable PWM switching configuration		275		2200	kHz
F _{sw-accuracy}	PWM switching frequency accuracy	R_{OSC} = 165 k Ω (F_{sw} = 1.1 MHz)	- 10%		10%	
V _{rclock_sync}	Voltage reference for RCLOCK_SYNC			0.8		V
t _{ON_min}	Lower duty cycle limit		_	80	150	ns
t _{OFF_min}	Minimum off-time limit (constrains the maximum achievable duty cycle)			150		ns
CLOCK SYNC						
V_H _{SYNC}	High signal threshold		2.6			V



 V_{IN} = 12 V, Frequency = 500 kHz, T_J = -40°C to 125°C, typical values are at T_J = 25°C, unless otherwise indicated

Low signal threshold Max current sink/source for CLK_OUT				1	١,,
Max current sink/source for CLK_OUT					V
		1	2		mA
Minimum detectable time for sync pulse				150	ns
Frequency synchronization range		275	·	2200	kHz
Delay between input pulse to RCLOCK_SYNC and rising edge of CLK_OUT and PWM output			20		ns
ACTERISTICS					
Delay for restart during repeated OCP condition			20		ms
GULATORS AND UVLO					
	V _{in} > 6.6 V		6.1		
Internal subregulator output			V _{in} - 0.1		V
Output of internal subregulator					V
	V: > 6.6 V				•
					V
4.176.16			v _{in} - U.1		
Quiescent non-switching, no load current	switching)		8		mA
Quiescent shutdown current	CE low		12	27	μΑ
Input voltage UVLO	Rising		4.25	4.48	V
Input voltage UVLO	Falling	3.4	3.75		V
Wx, RST_N, SSx, PG					
Resistance of PGOOD outputs when low			500		Ω
Logic output low voltage	I_OL = 100 μA			0.1	V
Soft-start current		4.1	5.6	7.3	μA
Enable logic high threshold (for ENSW1, ENSW2, ENSW3, ENSW4)	V _{EN} rising	1.12	1.20	1.28	V
Enable logic low threshold (for ENSW1, EN_L ENSW2, ENSW3, ENSW4)	V _{EN} falling	0.97	1.07		V
Enable hysteresis (for ENSW1, ENSW2, ENSW3, ENSW4)	V _{EN} falling		130		mV
ENSWx pin pullup current	V _{EN} = 0		2		μA
CE pin pullup current	V _{CE} = 0		2		μA
Logic input high for CE		1.3			V
Logic input low CE				0.4	V
Logic input high RST_N		1.3			V
Logic input low RST N				0.4	V
SDA, SCL, I2CALERT, I2CADDR)					
<u> </u>				0.8	V
· ·		2.1			V
ON resistance of I ² C pins (SDA, SCL,	I2CALERT = 1		85		Ω
Logic output low voltage for SCL, SDA,	I_OL = 350 μA			0.1	V
	SDA. SCL = 3.3 V			1	μA
			20		μA
·	VDDD - 0.0 V, VIN / 4.0 V				
					ms µs
	CLK_OUT and PWM output ACTERISTICS Delay for restart during repeated OCP condition GULATORS AND UVLO Internal subregulator output Output of internal subregulator Output of internal regulator for gate drivers Quiescent non-switching, no load current Quiescent shutdown current Input voltage UVLO Input voltage UVLO Vx, RST_N, SSx, PG Resistance of PGOOD outputs when low Logic output low voltage Soft-start current Enable logic high threshold (for ENSW1, ENSW2, ENSW3, ENSW4) Enable logic low threshold (for ENSW1, EN_L ENSW2, ENSW3, ENSW4) Enable hysteresis (for ENSW1, ENSW2, ENSW3, ENSW4) ENSWx pin pullup current CE pin pullup current CE pin pullup current Logic input high for CE Logic input low CE Logic input low RST_N SDA, SCL, I2CALERT, I2CADDR) Logic input high for SCL, SDA ON resistance of I²C pins (SDA, SCL, I2CALERT) to GND	CLK_OUT and PWM output ACTERISTICS Delay for restart during repeated OCP condition GULATORS AND UVLO Internal subregulator output Output of internal regulator for gate drivers Quiescent non-switching, no load current witching) Quiescent shutdown current Quiescent shutdown current Quiescent shutdown current Quiescent shutdown current Input voltage UVLO Rising Resistance of PGOOD outputs when low Logic output low voltage Input voltage UVLO Insuble logic high threshold (for ENSW1, ENSW2, ENSW3, ENSW4) Enable logic low threshold (for ENSW1, EN_L ENSW2, ENSW3, ENSW4) Enable hysteresis (for ENSW1, ENSW2, ENSW3, ENSW4) ENSWx pin pullup current Logic input high for CE Logic input high RST_N Logic input low RST_N SDA, SCL, IZCALERT, IZCADDR) Logic input low voltage for SCL, SDA, IZCALERT on SQL = 3.3 V, V _{IN} > 4.5 V Timeout detection on SDA or SCL low Vin > 6.6 V 4.5 V < Vin 6.6 V CE high, V _{FB} >> V _{REF} , (no switching) Vin > 6.6 V 4.5 V < Vin 6.6 V 4.5 V < Vin 6.6 V Vin > 6.6 V Vin Andio V En high, V _{FB} >> V _{REF} , (no switching) Verest,	CLK_OUT and PWM output ACTERISTICS Delay for restart during repeated OCP condition GULATORS AND UVLO Internal subregulator output V _{in} > 6.6 V Output of internal subregulator V _{in} > 6.6 V Output of internal regulator for gate drivers CE low Quiescent non-switching, no load current CE low Input voltage UVLO Rising Input voltage UVLO Falling Nx, RST_N, SSx, PG Resistance of PGOOD outputs when low Logic output low voltage L_OL = 100 μA Soft-start current 4.1 Enable logic high threshold (for ENSW1, ENSW2, ENSW3, ENSW4) V _{EN} falling Enable logic low threshold (for ENSW1, ENSW2, ENSW3, ENSW4) V _{EN} falling ENSW2, ENSW3, ENSW4 V _{EN} falling ENSW2, ENSW3, ENSW4 V _{EN} f	CLK_OUT and PWM output 20 ACTERISTICS 20 GULATORS AND UVLO Internal subregulator output V _m > 6.6 V 6.1 4.5 V < V _{in} 6.6 V 6.1 4.5 V < V _{in} 6.6 V 6.1 Output of internal regulator for gate drivers V _m > 6.6 V 6.1 Quiescent non-switching, no load current of Univers CE low V _{in} − 0.1 Quiescent shutdown current CE low 12 Input voltage UVLO Rising 4.25 Input voltage UVLO Falling 3.4 3.75 Wx, RST_N, SSx, PG Resistance of PGOOD outputs when low 500 500 Logic output low voltage I_OL = 100 μA 500 500 Soft-start current 4.1 5.6 500 500 Enable logic high threshold (for ENSW1, ENSW2, ENSW3, ENSW4) V _{EN} rising 1.12 1.20 Enable logic low threshold (for ENSW1, ENSW2, ENSW3, ENSW4) V _{EN} falling 0.97 1.07 Enable logic low threshold (for ENSW1, ENSW2, ENSW3, ENSW4) V _{EN} falling 1.3 0.97 1.07 </td <td>CLK_OUT and PWM output 20 ACTERISTICS 20 Belay for restart during repeated OCP condition 20 SULATORS AND UVLO Uniternal subregulator output drivers V_{in} > 6.6 V V_{in} = 0.1 Output of internal regulator for gate drivers V_{in} > 6.6 V V_{in} = 0.1 Quipscent non-switching, no load current drivers CE high, V_{en} & V_{en} = 0.1 Quiescent shutdown current current drivers CE low 12 27 Quiescent shutdown current drivers CE low 12 27 Quiescent shutdown current drivers CE low 12 27 Input voltage UVLO Rising 4.25 4.48 Input voltage UVLO Falling 3.4 3.75 Ven SST_N, SSX, PG Resistance of PGOOD outputs when low 500 500 Logic output low voltage LOL = 100 μA 501 1.28 Enable logic high threshold (for ENSW1, ENSW2, ENSW3, ENSW4) V_{EN} rising 1.12 1.20 1.28 Enable logic low threshold (for ENSW1, ENSW2, ENSW3, ENSW4) V_{EN} falling 0.97 1.07 Enable hysteresis (fore</td>	CLK_OUT and PWM output 20 ACTERISTICS 20 Belay for restart during repeated OCP condition 20 SULATORS AND UVLO Uniternal subregulator output drivers V _{in} > 6.6 V V _{in} = 0.1 Output of internal regulator for gate drivers V _{in} > 6.6 V V _{in} = 0.1 Quipscent non-switching, no load current drivers CE high, V _{en} & V _{en} = 0.1 Quiescent shutdown current current drivers CE low 12 27 Quiescent shutdown current drivers CE low 12 27 Quiescent shutdown current drivers CE low 12 27 Input voltage UVLO Rising 4.25 4.48 Input voltage UVLO Falling 3.4 3.75 Ven SST_N, SSX, PG Resistance of PGOOD outputs when low 500 500 Logic output low voltage LOL = 100 μA 501 1.28 Enable logic high threshold (for ENSW1, ENSW2, ENSW3, ENSW4) V _{EN} rising 1.12 1.20 1.28 Enable logic low threshold (for ENSW1, ENSW2, ENSW3, ENSW4) V _{EN} falling 0.97 1.07 Enable hysteresis (fore

Product Folder Links: TPS65400

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com.cn

 V_{IN} = 12 V, Frequency = 500 kHz, T_J = -40° C to 125 $^{\circ}$ C, typical values are at T_J = 25 $^{\circ}$ C, unless otherwise indicated

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FAULTS						
T _{TSD} (2)	Thermal shutdown threshold			160		°C
T _{TSD_restart} (2)	Thermal shutdown hysteresis			20		°C
V _{FB_OVP}	OVP threshold rising (fault latched, PGOOD asserted)	0.6V < V _{REF} < 1.87 V		111		% of V _{REF}
	OVP threshold falling (fault cleared, PGOOD deasserted)	0.6 V < V _{REF} < 1.87 V		104		% of V _{REF}
t _{OVPSDOWN}	Time after OVP before protection activation and PGOOD fall			55	95	μs
	Undervoltage threshold (PGOOD deasserted)	0.6 V < V _{REF} < 1.87 V		92		% of V _{REF}
$V_{\sf FB\; UVP}$	Undervoltage threshold (PGOOD asserted)	0.6 V < V _{REF} < 1.87 V		83		% of V _{REF}
t _{UVPSDOWN}	Time after UVP before PGOOD fall			55	95	μs

Specified by design

7.6 System Characteristics

The following specification table entries are specified by the design (component values provided in the typical application circuit are used). These parameters are not specified by production testing. minimum and max values apply over the full operating ambient temperature range ($^-$ 40°C \leqslant $T_J \leqslant$ 125°C), over the V_{IN} range = 5 to 12 V, and I_{OUT} range unless otherwise specified. L = 3.3 $\mu H,$ DCR = 10.4 m Ω , V_{OUT} = 1.2 V, 1% FB resistor.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{LINEREG}	Line regulation			0.1		%/V
V _{LOADREG}	Load regulation			0.1		%/A
t _r	VOUT step duration (t _r)	For 50-mV step		30		μs
t _s	VOUT step settling time (t _s)	For 50-mV step		30		μs
V _{OVUV}	VOUT step overshoot/undershoot	For 50-mV step		6		mV
	Ffficiency (CMA and CMO)	$V_{IN} = 5 \text{ V}, V_{O} = 1.2 \text{ V}, I_{OUT} = 4 \text{ A},$ $f_{sw} = 500 \text{ kHz}$		77%		
	Efficiency (SW1 and SW2)	V_{IN} = 12 V, V_{O} = 1.2 V, I_{OUT} = 4 A, f_{sw} = 500 kHz		76%		
	Efficiency (SM2 and SMA)	$V_{IN} = 5 \text{ V}, V_{O} = 1.2 \text{ V}, I_{OUT} = 2 \text{ A},$ $f_{sw} = 500 \text{ kHz}$		77%		
	Efficiency (SW3 and SW4)	V_{IN} = 12 V, V_{O} = 1.2 V, I_{OUT} = 2 A, f_{sw} = 500 kHz		74%		
IOUT _{match}	Average (⁽¹⁾) current sharing accuracy (SW1 and SW2, SW3 and SW4)	I _{load} = I _{OUTmax}		20%		
IPK _{match}	Peak current (⁽²⁾) sharing accuracy (SW1 and SW2, SW3 and SW4)	I _{load} = I _{OUTmax}			20%	
t _{acc}	Timing accuracy for delays and restarts		- 10%		10%	
t _{reset_delay}	Time after RSTn or CE is released for power sequence to begin	Default value		1		ms
t _{reset_delay_max}	Minimum delay after reset is released for power sequence to begin	t _{reset_delay} set to 0 ms			1.1	ms

Average current sharing accuracy is highly dependent on the matching of the inductor and capacitor.

Specified by lab validation

Peak current sharing accuracy refers to the max inductor current in each phase.



7.7 Operational Parameters

Values recommended that ensure proper system behavior

	PARAMETER	MIN	TYP MAX	UNIT
C _A	Stabilization capacitor to be connected to VDDA		4.7	μF
C_D	Stabilization capacitor to be connected to VDDD		3.3	μF
C_{G}	Stabilization capacitor to be connected to VDDG		10	μF
Vin1, Vin2, Vin3, Vin4	SW1 to SW4 input voltage	4.5	18	V
Vout1, Vout2, Vout3, Vout4	SW1 to SW4 output voltage	0.6	90% of V _{IN}	V

7.8 Package Dissipation Ratings

PACKAGE	R _{0 JA} (°C/W) ⁽¹⁾	T _A = 25°C	T _A = 55°C	T _A = 85°C
RGZ	29.8	4.5 W	3.14 W	1.77 W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.9 Typical Characteristics: System Efficiency




图 7-1. Buck1 and Buck2 Power Efficiency, V_{IN} = 12




图 7-2. Buck1 and Buck2 Power Efficiency, V_{IN} = 5

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com.cn




图 7-3. Buck3 and Buck4 Power Efficiency, V_{IN} = 12 V




图 7-4. Buck3 and Buck4 Power Efficiency, $V_{IN} = 5$

8 Detailed Description

8.1 Overview

The TPS65400 is an integrated PMU optimized for applications that require small form factor and high-power conversion efficiency enabling small space-constrained equipment with high-ambient operating temperature without cooling. It provides high-power efficiency at a system level by enabling a single-stage conversion from an intermediate distribution bus with an optimized combination of regulators.

The TPS65400 consists of four high-current buck-switching regulators (SW1, SW2, SW3, and SW4) with integrated FETs. The switching power supplies are intended for powering high-current digital circuits such as the processor, FPGA, ASIC, memory, and digital I/Os. SW1 and SW2 support 4 A each, and SW3 and SW4 support 2 A each. Each regulator's switching frequency is independently adjustable up to 2.2 MHz.

Current limit programmability on each switcher enables optimization of inductor ratings for a particular application configuration not requiring the maximum current capability.

The TPS65400 can be powered from a single-input voltage rail between 4.5 and 18 V, making it suitable for applications running off a 5- or 12-V intermediate power distribution bus.

Sequencing requirements can be met using the individual enable pins or by programming the sequence through the I^2C bus into the onboard EEPROM. Output voltages can be set through external resistor networks and VREF can be programmed from 0.6 to 1.87 V in 10-mV steps. All control and status info can be accessed through a PMBus-compatible I^2C bus.

The TPS65400 provides a high level of flexibility for monitoring and control through the I^2C bus while providing the option of programmability through the use of external components and voltage levels for systems not using I^2C .

Product Folder Links: TPS65400

8.2 Functional Block Diagrams





图 8-1. TPS65400 Functional Block Diagram





All other switchers follow the same pattern

图 8-2. Simplified Control Block Diagram for Switcher1

8.3 Feature Description


8.3.1 Startup Timing and Power Sequencing

8.3.1.1 Startup Timing

8-3 shows the startup timing of the TPS65400. Upon power-up or the rising edge of CE, the internal power rails VDDA, VDDG, and VDDD startup during the time labeled t_{start} . Following t_{start} , a delay of t_1 follows (which is defined by the user through the timing of RST_N). During time t_{start} and t_1 , the COMP terminal is internally discharged through a $2-k\Omega$ resistor. At the rising edge of RST_N, the TPS65400 begins two actions:

- 1. The TPS65400 begins its precharge of the COMP terminal (indicated by t_{precharge}). The length of t_{precharge} needed to precharge the COMP terminal depends on the time constant of the R and C components. The internal precharge voltage source remains on even during normal operation, preventing the COMP terminal from falling below 0.6 V except during faults (OVP, OCP, and so forth).
- 2. The TPS65400 begins its configuration sequence (indicated by t_{config}), and loads parameters from the EEPROM. Parameters to be set include Vout, switching frequency, soft-start timing, and current limit.

After t_{config} is complete, t_{reset_delay} begins. The length of t_{reset_delay} is user-configurable through PMBus register DCh. After t_{reset_delay} is complete, the TPS65400 begins its startup sequence. The startup sequence is EEPROM-configurable, so any of the four switchers could be the first to startup with a configurable delay. In this particular example, SW1 is configured to startup first after a delay of $t_{SW1_TON_DELAY}$, which is configurable through PMBus register (DDh) TON TOFF DELAY.



A. PGOOD1 and ENSW2 are tied together externally, and t_{ON_DELAY1} and t_{ON_DELAY2} are configured through PMBus.

图 8-3. Timing Showing Startup from CE


To summarize, the length of time from rising edge of CE to soft-start of the first switcher in the sequence is:

$$t_{CE_to_SS} = t_{start} + t_1 + t_{config} + t_{reset_delay} + t_2 + t_{SW1_ON_DELAY}$$
(1)

The delays, t_{reset_delay} and $t_{SW1_ON_DELAY}$, are both configurable through PMBus. The delay, t_{config} , is typically 1.1 ms. The delays, t_1 and t_2 , are determined by the user-defined timing of RST_N and ENSW1. They can both be set to 0 by pulling RST_N high before the end of t_{start} and ENSW1 high before the end of t_{reset_delay} . One simple way to do this would be to tie both signals to VDDD.

8.3.1.2 External Sequencing

To use external sequencing, either connect all the enable pins (ENSW1, ENSW2, ENSW3, and ENSW4) to an external sequencing controller, or connect them to PGOOD outputs as shown in 88-4. By default, t_{ON_DELAY} and t_{OFF_DELAY} are both set to 5 ms. This allows the user complete flexibility of sequencing order and timing with the ENSWx pins without modifying any of the default settings in the TPS65400.



A. Default behavior (external sequencing)

图 8-4. Example of Sequencing Where Timing is Controlled by an External Sequencer With ENSWx Pins

8.3.1.3 Internal Sequencing

The default settings for SEQUENCE_ORDER (see (D5h SEQUENCE_ORDER)) effectively disable sequencing by setting all switchers to start at the same time. Therefore, to use internal sequencing, the default values for SEQUENCE_ORDER must be changed to the desired sequence. In addition, the user can configure the start or stop sequence to have a dependence on the PGOOD output of the previous switcher, or to wait for a set delay. If configured to have a dependence on PGOOD, the soft-start for the next switcher begins after PGOOD of the previous goes high and the wait time determined by ton_Delay is complete. If configured to wait for a set delay, the wait time determined by ton_Delay begins immediately upon the enabling of the previous switcher.

In addition, each supply can be disabled such that it is bypassed in the power-up sequence. For example, if the sequence is SW1-SW2-SW3-SW4, and SW2 is disabled, then SW3 will be powered up after SW1. The initial configuration of the TPS65400 (for first-time power-up) needs to be done using one of the methods described in 3.3.14.

8.3.2 UVLO and Precision Enables

The TPS65400 implements a UVLO function that prevents startup when the voltage at VIN (terminal 22) is below 4 V. In most applications, VIN and all of the power rails (PVIN1, PVIN2, PVIN3, and PVIN4) are tied to the same source and this single UVLO function is sufficient. However, in some applications, the power rails may be tied to different input voltages, and there is the possibility that the TPS65400 may attempt to startup a switcher even when its associated PVINx rail has not reached a high-enough voltage. In these cases, the precision enable threshold on each ENSWx can be used to precisely set the startup threshold for each individual switcher with a simple resistor divider to PVINx.

In cases where a single UVLO threshold is needed for all four switchers, but at a different level than 4 V, the TPS65400 can be configured for single-terminal enable (PMBus register D2h, bits 0:1 = 10) where the ENSW1/ENSEQ terminal is used as a sequence enable terminal. Then, a resistor divider to the appropriate PVINx rail can be used to set a precise UVLO threshold that applies to all four switchers.

8.3.3 Soft-Start and Prebiased Startup

The TPS65400 implements a soft-start function that minimizes discharge of the output when starting up in a prebiased condition. Soft-start time, t_{SS} , is set by $t_{ON_TRANSITION_RATE}$ (digital soft-start) or by a capacitor connected to the corresponding SSx pin (analog soft-start). In this setup, the SSx pin sources a 5- μ A current charging the capacitor, and the voltage at the SSx pin limits the reference voltage at the input of the error amplifier.

At the beginning of the soft-start, the soft-start input to the error amplifier is set to 0. The SSx input is raised gradually and reaches its target value during the time t_{ss} . If $V_{FB} > V_{SS}$, then no switching occurs. After the Soft-Start signal crosses VFB, the switching begins. The first switching pulse is on the low-side FET, which charges the high-side bootstrap capacitor. The unit runs in discontinuous conduction mode (DCM) with the zero-cross detector enabled on the low side (diode emulation). The high-side FET is pulsed according to the error amplifier output on the COMP pin. If the IC is configured for continuous conduction mode (CCM) operation (default), the low-side FET pulses gradually transition to normal CCM operation; at each successive switching cycle, the low-side gate pulse is gradually ramped until full synchronous switching occurs. At this point, the switcher enters normal CCM operation.




图 8-5. Soft-Start Under Prebiased Condition and CCM Mode Programmed




图 8-6. Soft-Start Under Prebiased Condition and DCM Mode Programmed

8.3.3.1 Analog Soft-Start (Default) and Digital Soft-Start

The TPS65400 has the ability to use an analog-based soft-start ramp based on external capacitors (one input for each switcher) or to use internal signals based on digital logics and DACs to perform the soft-start function.

When using external soft-start configuration (default configuration), the SSx pins are connected to the soft-start input of the error amplifier.

When using the internal digital soft-start signal, the soft-start input to the error amplifier increases step-by-step at a rate set according to the value set in TON_RAMP_RATE (see (DEh) TON_TRANSITION_RATE).




图 8-7. Internal Soft-Start Input to Error Amplifier When Digital Soft-Start is Selected

 \triangle VSS_step is 10 mV. Tss_step depends on the soft-start time option selected. See (*DEh*) *TON TRANSITION RATE* for more details.

8.3.3.2 Soft-Start Capacitor Selection

When using external soft-start capacitor to set the soft-start time, use 方程式 2.

$$t_{ss} = \frac{Css}{lss} \times Vref$$
 (2)

Css is the value of the capacitor connected between the SSx pin and AGND. VREF is the value of the reference voltage (default is 0.8 V). I_{SS} is the current sourced by the SS1/PG1 pin during soft-start.

8.3.4 PWM Switching Frequency Selection

The master clock frequency, F_{OSC}, can be set by external resistor on the RCLOCK_SYNC terminal, or by synchronizing with an external clock. To set using an external resistor, use this formula.





图 8-8. Frequency vs Rosc

To sync to an external source, an AC-coupled signal should be applied to the terminal. A fixed resistor should still be connected to set a minimum frequency. The frequency of the input signal to synchronize with should always be higher than the minimum frequency. If the internal PLL cannot synchronize, the switchers will fall back to the minimum frequency set by the resistor. The CLK OUT terminal outputs the master clock F_{OSC}.

The PWM frequency of each switcher is determined by this master clock frequency and an I^2 C-programmable choice of 4 divider ratios (1, 2, 4, or 8) by setting CLK_DIV (see (D7h) FREQUENCY_PHASE).

Copyright © 2022 Texas Instruments Incorporated





A. The frequency modulator is used for external clock synchronization.

图 8-9. Diagram of PWM Clock Generation

The intent of the individual divider ratios is to allow users to set the frequency of each switcher independently. For example, with a master clock F_{OSC} of 1.1 MHz, SW1 and SW2 have a divider ratio of 4 for a 275-kHz PWM, and SW3 and SW4 have a divider ratio of 1 for a PWM frequency of 1.1 MHz. Select the divider ratio so that the PWM frequency stays within the range of 275 kHz to 2.2 MHz for whichever master clock frequency is set.

In addition to selecting the frequency, each switcher can have its PWM frequency delayed. This enables the designer to minimize ripple current by properly selecting the delays so that the switching frequencies are out of phase. The default switching frequency is at $CLK_DIV = F_{OSC}$ / 1 with PHASE_DELAY for SW1 at 0°, SW2 at 180°, SW3 at 90°, and SW4 at 270°. More information on frequency selection and delay is given in (D7h) FREQUENCY_PHASE.

8.3.5 Clock Synchronization

The RCLOCK_SYNC terminal can be used to synchronize the master clock switching frequency, F_{OSC} , with an external clock source or another TPS65400. The external clock signal (which can come from another TPS65400 CLK_OUT terminal) should be AC coupled to the RCLOCK_SYNC terminal as shown in 8 - 10. Choose the ROSC value so that the fixed frequency is nominally 30% lower than the external synchronizing clock frequency. An internal protection diode clamps the low level of the synchronizing signal to approximately -0.5 V. The internal clock synchronizes to the rising edge of the external clock.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




图 8-10. AC-Coupled Clock Synchronization

TI recommends to choose an AC-coupling capacitance in the range of 50 to 100 pF. Exceeding the recommended capacitance may inject excessive energy through the internal clamping diode structure present on the RCLOCK_SYNC terminal. The typical trip level of the synchronization terminal is 1.5 V. To ensure proper synchronization and to avoid damaging the IC, the peak-to-peak value (amplitude) should be between 2.5 V and V_{DDA} . The minimum duration of this pulse must be greater than 200 ns, and its maximum duration must be 200 ns less than the period of the switching cycle.

The external clock synchronization process begins after the TPS65400 is enabled and an external clock signal is detected. The frequency modulator adjusts the oscillator frequency to match the frequency of the pulses into the RCLOCK_SYNC terminal. It generally takes 50 cycles before the PWM frequency locks. If the external clock signal is removed after frequency synchronization, the master clock F_{OSC} drifts to the frequency selected by ROSC.

8.3.6 Phase Interleaving

The TPS65400 offers the ability to output rails of higher currents by connecting SW1 and SW2 in parallel, or by connecting SW3 and SW4 in parallel. To configure this option, the COMP2 or COMP4 terminal must be tied to VDDA through a $1-k\Omega$ resistor.

Upon the initialization sequence after a reset, the TPS65400 attempts to discharge the COMP terminal through a $2\text{-k}\,\Omega$ internal resistor. When it detects that the COMP terminal is pulled high, it configures itself to operate in current sharing mode. If SW2 is set to current sharing mode, its PWM output is controlled by the error amplifier and COMP1 terminal of SW1 and set to the same frequency as SW1. Likewise, if SW4 is set to current sharing mode, its PWM output is controlled by the error amplifier and COMP3 terminal of SW3 and set to the same frequency as SW3. This means that the frequency settings for SW2 and SW4 in the EEPROM are ignored in that mode of operation.

When current sharing mode is detected on a particular pair, the output slave's I²C access is invalid and the output slave's default settings follow that of its master (see (00h) PAGE). The only exception is that the slave switcher PWM is a fixed 180° phase-shift from its master.

	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,									
Pair	Output	Current Sharing Relationship	Switching Frequency	Switching Phase						
SW1-SW2	SW1	Master	Programmable	Programmable						
3001-3002	SW2	Slave	Follows master	Master + 180°						
SW3-SW4	SW3	Master	Programmable	Programmable						
3003-3004	SW4	Slave	Follows master	Master + 180°						

表 8-1. Programmable Options When Current Sharing Enabled

8.3.7 Fault Handling

OVP, OCP, and undervoltage protection (UVP) are handled for each switcher independently. OVP or OCP faults that occur on one switcher do not affect the other outputs. There are two exceptions:

Copyright © 2022 Texas Instruments Incorporated

- If current-sharing mode (ISHARE) is detected for a switcher that faults, both switchers in parallel have the same response to OVP or OCP.
- When using internal sequencing, in the case of faults occurring during the initial power-up sequence, all switchers are disabled for 500 ms, after which, the startup sequence is restarted.

During the soft-start time for a switcher, all fault signals (OVP, OCP, and UVP) are disabled and reset to the unfaulted condition. The first moment when faults can be triggered is after the end of the soft-start sequence.

OVP thresholds are set as a percentage of VREF. A deglitching time of $50~\mu$ s is used for the overvoltage. When an overvoltage occurs at the OVP upper threshold limit, the high-side FET and the low-side FET are disabled for that switcher until the OVP falling threshold is reached. When the OVP falling threshold is reached, the low-side FET turns on for 200 ns to ensure that the bootstrap capacitor is recharged before resuming normal operation of the converter.

Output voltage falling below the UVP thresholds causes the corresponding PGOOD output to fall, but the switcher continues to operate as it tries to increase the output voltage. However, if the PGOOD terminal is tied to the enable ENSWx signal of another switcher on the PCB (for external sequencing), the output for that ENSWx-PGOOD-tied switcher is disabled until output voltage is nominal and PGOOD is good.

OTP shuts down all switchers. When the temperature drops below the hysteresis level, a soft reset is triggered and the chip restarts from the startup sequence.

节 8.5.2.4 describes fault reporting and clearing of fault status registers.

The OVP and UVP sensing is deglitched to prevent unwanted tripping. The faults need to be sustained for more than 55 μ s typically (60 μ s max) to be registered and trigger protection circuits and PGOOD output to fall. Fault detection is disabled on a given switcher when its VREF is being ramped (as result of an I²C command to change VREF). An additional 100- μ s fault blanking time results after VREF has been adjusted to its target level.

8.3.8 OCP for SW1 to SW4

The OCP is I²C-programmable and set by the IOUT_MAX command. By default, the peak current IOUT_MAX for SW1 and SW2 is 6 A, and for SW3 and SW4 it is 3 A. When the current reaches this threshold, the unit immediately turns off the high-side FET and keeps the low-side FET off for the remainder of the switching cycle. The following cycle are skipped (high-side FET off, low-side FET off) regardless of the inductor current. If the current in the inductor is still higher than the IOUT_MAX after the skipped cycle, the following cycles are also skipped until the current reach below the IOUT_MAX.

If the IOUT_MAX is reached more than 256 active cycles continuously, the switcher shut downs for 20 ms and restarts. If the switcher is running in interleaved operation, both the switcher that tripped the IOUT_MAX threshold and its interleaved counterpart shut down for 20 ms. After that period of time, the unit restarts and goes through soft-start operation. For very-low duty cycle operation and faulty operation with very-fast current increase during the high-side FET on-time (due to inductor saturation and so forth), OCP is also enforced on the low side to ensure no runaway condition exists.

表 8-2. Current Limit Options

2 A 3 A
3 A
· · ·
4 A
5 A
default)
.5 A
1 A
2 A
default)

Product Folder Links: TPS65400

While the converter is shut down following an OCP event spanning more than 256 cycles, the COMP terminal is pulled low for 1.1 ms prior to precharge and re-enabling of the converter. At the same time, the SSx pin is discharged to AGND for 1.1 ms. If the soft-start is digital (SSx pins used as PGOODx outputs), the soft-start value is reset.




图 8-11. Inductor Current During Overcurrent Event

At high switching frequency (>1 MHz) and particularly when there is a fault in the converter such as saturation of the inductor, the current sensor might not sense the overcurrent event. To ensure that current protection is provided in all operating scenarios, low-side current sensing is also present to provide overcurrent detection and protection when the low-side FET is on. If over-current is detected when the low-side FET is on, the low-side FET stays on (and the high-side FET off) until the current drops below the threshold. A new cycle will then begin (high side on, low side off) when the next switching cycle occurs as driven by the internal clock derived from the oscillator (internal or external synchronization). A dedicated counter records the low-side OCP events and initiates a shutdown of the converter after 256 OCP event counts. Six consecutive cycles without a low-side OCP event resets the counter.




图 8-12. Inductor Current During Overcurrent Event With Low-Side Detection

8.3.9 Overcurrent Protection for SW1 to SW4 in Current Sharing Operation

When the converter is running in interleaved operation, an OCP event will not trigger the COMP terminal to be pulled low to 0.6 V. Instead, the error amplifier is switched off (tri-stated). This ensures that the COMP terminal voltage remains constant so that the other phase continues to operate during the OCP event. An OCP event on one switcher lasting more than 256 cycles triggers the shutdown of both switchers running in interleaved mode.

8.3.10 Recovery on Power Loss

All contents of the registers are saved and stored in the data store (non-volatile memory) with the exceptions listed in 表 8-6 (Supported PMBus Commands) when STORE_DEFAULT_ALL is issued. Contents of the registers are copied from the data store when power is restored. This allows the system processor to turn on the power supplies as needed with the same default settings before power was lost.

Copyright © 2022 Texas Instruments Incorporated

8.3.11 Feedback Compensation




图 8-13. Simplified Equivalent Feedback Compensation Network

A typical compensation circuit could be type II (R_C and C_C) to have a phase margin between 60° and 90°, or type III (R_C , C_C , and C_f) to improve the converter transient response. C_{Roll} adds a high-frequency pole to attenuate high-frequency noise when needed. C_{Roll} should be set to at least twice the crossover frequency to avoid interacting with the feedback compensation. It may also prevent noise coupling from other rails if there is possibility of cross coupling in between rails when layout is very compact.

表 8-3 shows the recommended values for the compensation network components as an initial start. These result in the compensating zero of the Type II to match the dominant pole of the converter.


	TYPE II	TYPE III
Select cross over frequency to be less than 1/5 of switching frequency (typical is 1/10)	$F_C = \frac{F_{SW}}{10}$	$F_C = \frac{F_{SW}}{10}$
Set R _C	$R_C = \frac{2\pi \times F_C \times V_{OUT} \times C_O}{Gm \times Gm_{PS} \times VREF}$	$R_C = \frac{2\pi \times F_C \times C_O}{Gm \times Gm_{PS}}$
Set C _C	$C_{C} = \frac{R_{LOAD} \times C_{O}}{R_{C}}$	$C_{C} = \frac{R_{LOAD} \times C_{O}}{R_{C}}$
Add C _{Roll} if needed to remove large signal coupling to high impedance COMP node.	$C_{Roll} = \frac{R_{esr} \times C_o}{R_C}$	$C_{Roll} = \frac{R_{esr} \times C_o}{R_C}$
$C_{\rm ff}$ compensating capacitor for type III compensation network. Choose $fz_{\rm ff}$ same as $F_{\rm C}$.	N/A	$C_{ff} = \frac{1}{2\pi \times fz_{ff} \times R_{FB1}}$

表 8-3. Compensation Calculation Table

8.3.12 Adjusting Output Voltage

The output voltage of each buck is set with a resistor divider from BUCK output to FB pin and ground. TI recommends to use a 1% tolerance resistor or better one to get higher output voltage accuracy.





With RFB1 and RFB2, output voltage is determined by:

$$Vout = Vref \times \left(1 + \frac{RFB1}{RFB2}\right)$$
 (4)

Default Vref in TPS65400 is 0.8 V. It can be programed from 0.6 to 1.87 V by digital interface PMBus. See (D8h) VREF COMMAND for more detailed information.

8.3.13 Digital Interface - PMBus

TPS65400 implements a PMBus-compatible I²C digital interface. The PMBus specification referenced by this section is *PMBus Power System Management Protocol Specification Part I - General Requirements, Transport and Electrical Interface*, Revision 1.2, dated 6 September 2010. The specification is published by the Power Management Bus Implementers Forum and is available from http://pmbus.org/Specifications. See details in 节8.5.1 and 节8.6.

8.3.14 Initial Configuration

The recommended method of configuring the TPS65400 the first time is through an external programmer through a separate I²C programming header (as shown in № 8-15). The programming header needs to connect to the SCL, SDA, CE, VDDD, and DGND lines, and can be done using a USB-to-I²C tool. This enables the user to tailor the settings of the TPS65400 for each PCB specifically after PCB assembly, before the first power-up of the board.

An alternative method is to use the firmware in an on-board microcontroller to do the initial configuration. To do this, the user has two options:


- Power the microcontroller and the TPS65400 (VDDD, CE, and DGND connections needed) from an external source not controlled by the TPS65400.
- Design the PCB so that the default settings of the TPS65400 allow the microcontroller to be powered when
 power is applied to the TPS65400 the first time. The designer also needs to ensure that the default power-up
 sequence, ramp-rates, and other default parameters do not damage any components when power is applied
 the first time. After configuration, the microcontroller should pull CE low, and then all future power-ups result
 in the newly configured power-up scheme to occur.

Using either method for the microcontroller requires the firmware to check if the TPS65400 has been previously configured, or if a modification needs to be made to an already programmed configuration. Users may use USER_DATA_BYTE_00 and/or USER_DATA_BYTE_01 to store a version number to identify which version of the configuration is stored in the TPS65400.

A hybrid option may also be done where the initial configuration is done using an external programmer, and the subsequent revisions are done through the microcontroller firmware. This eliminates the risk from damage caused by the default configuration during the first power-up, but still allows the microcontroller firmware to modify settings such as the VREF settings for subsequent power-ups.

Copyright © 2022 Texas Instruments Incorporated





A. Configuration:

- 1. Enable pins ENSWx set to inactive in PIN_CONFIG_00
- 2. Start sequence order SW1-SW2-SW3-SW4 in SEQUENCE ORDER
- 3. Stop sequence order SW4-SW3-SW2-SW1 in SEQUENCE_ORDER

图 8-15. Example of Internal On Sequencing and Off Sequencing With the Default START_PGOOD Dependence

OPERATION (SWx) refers to OPERATION register in the corresponding PMBus PAGE. See *(01h) OPERATION* for more information on the OPERATION register.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




图 8-16. Internal Sequencing Schematic With Host






图 8-17. Internal Sequencing Schematic Without Host

8.4 Device Functional Modes

8.4.1 CCM Operation Mode

When the VIN/PVINx are above UVLO threshold and ENSWx are above the threshold, all four switchers operate in continuous current mode(CCM) with IOUT_MODE (see (D6h) IOUT_MODE) setting default. In CCM, the converters work in peak current mode for easy loop compensation and cycle-by-cycle high side MOSFET current limit.

8.4.2 CCM/DCM Operation Mode

When DCM mode is enabled by setting IOUT_MODE (see (D6h) IOUT_MODE), the switchers transition to DCM operation at light loads. During DCM mode, the low-side FET is turned off to prevent negative inductor current. This increases light-load efficiency, but output ripple and transient response during DCM or during transitions between DCM and CCM mode can be degraded.

At light load, the COMP terminal is driven by the error amplifier to the minimum clamp voltage. When the COMP voltage reaches below 0.6 V and the error amplifier is sinking more than 5 $\,\mu$ A, both the high-side and low-side FET will be tri-stated to prevent the output voltage from rising above the set value. The FET function is reenabled when the GM amplifier sinks less than 3 $\,\mu$ A. This results in a burst mode operation at light load. The low-side FET has a 200-ns one-shot ON-time to ensure that the bootstrap capacitor is charged before the normal function of the converter is resumed.

8.4.3 Current Sharing Mode

When SW1/SW2 pair output and/or SW3/SW4 pair output are shared, the responding pairs current sharing mode is enabled and the ENABLE_PIN_CONFIG is set to single ENABLE. For the detail configuration, see 节 9.2.2.

8.5 Programming

8.5.1 PMBus

8.5.1.1 Overview

The TPS65400 implements a lightweight PMBus-compliant layer supporting packet error checking, high-speed bus, and group commands.

8.5.1.2 PMBus Protocol

The PMBus specification follows SMBus version 2.0. 图 8-18 through 图 8-25 show all supported command transactions.

8.5.1.2.1 PMBus Protocol

图 8-18. Send Byte Protocol With PEC

1	7	1	1	8	1	8	1	1
Start	Slave address	Wr	Ack	Command code	Ack	PEC	Ack	Stop

图 8-19. Write Byte Protocol With PEC

1	7	1	1	8	1	8	1	8	1	1
Start	Slave address	Wr	Ack	Command code	Ack	Data byte	Ack	PEC	Ack	Stop

图 8-20. Read Byte Protocol With PEC

			•				
1	7	1		1	8	1	1
Start	Slave addre	ess Wr	A	ck C	ommand code	Ack	Restart
7	1	1	8	1	8	1	1
Slave address	Rd	Ack	Data byte	Ack	PEC	Nack	Stop

图 8-21. Read Word Protocol With PEC

1	7	1	1	8	1	1	7	1	1
Start	Slave address	Wr	Ack	Command code	Ack	Restart	Slave address	Rd	Ack

8	1	8	1	8	1	1
Data word (low)	Ack	Data word (high)	Ack	PEC	Nack	Stop

8.5.1.2.2 Transactions (No PEC)

图 8-22. Send Byte Protocol

1	7	1	1	8	1	1
Start	Slave address	Wr	Ack	Command code	Ack	Stop

图 8-23. Write Byte Protocol

1	7	1	1	8	1	8	1	1
Start	Slave address	Wr	Ack	Command code	Ack	Data byte	Ack	Stop

Product Folder Links: TPS65400

图 8-24. Read Byte Protocol 1 1 1 8 1 1 Start Slave address Wr Ack Command code Ack Restart 1 1 8 1 1 Slave address Rd Ack Data byte Nack Stop 图 8-25. Read Word Protocol 8 7 1 Start Slave Wr Ack Command Ack Restart Slave Rd Ack address code address 1 8 1 Nack Data word (low) Ack Data word (high) Stop

8.5.1.2.3 Addressing

The 7-bit I^2C address is set through the I2CADDR terminal with a resistor RADDR connected to AGND. $\gtrsim 8-4$ shows the connection between the voltage at the I2CADDR terminal and the set I^2C address at $V_{DDD} = 3$ V. The I^2C address is determined only upon startup during t_{RESET_DELAY} after rising edge of CE or RST_N. This makes it immune to noise that may occur during normal operation. TI recommends resistors with 5% or lower tolerance. If I^2C is not necessary in the application, TI recommends to tie the I2CADDR terminal directly to VDDD.

7-BIT ADDRESS R_{ADDR} 1101 111 180 kΩ 1101 110 120 k Ω 1101 101 82 k Ω 1101 100 56 k Ω 1101 011 39 k Ω 22 k Ω 1101 010 1101 001 10 k Ω Test mode (factory-use only) $2 k \Omega$

表 8-4. I²C Address Selection

8.5.1.2.4 Startup

After CE is asserted and V_{DDD} has reached 3.3 V, there is approximately a 320 $\,\mu$ s delay before the PMBus interface is active. During this time the TPS65400 is restoring its configuration from the EEPROM.

8.5.1.2.5 Bus Speed

100- and 400-kHz bus speeds are supported.

8.5.1.2.6 I2CALERT Terminal

When a timeout condition occurs, the I2CALERT terminal is pulsed low for 200 $\,\mu\,s$. A timeout condition is defined as per SMBUS 2.0, t_{TIMEOUT} . In addition to SCL, a timeout condition also occurs when the SDA line is asserted low. If the timeout condition persists, I2CALERT continues to pulse every t_{TIMEOUT} . The TPS65400 never intentionally pulls the SCL low beyond $t_{\text{LOW:SEXT}}$ 1 , as that violates timing specifications. Therefore, the I2CALERT terminal acts as a watchdog for other devices sharing the same bus that violate the cumulative clock low extend time. On a system level, it can be seen as a non-maskable interrupt (NMI) signal for the I²C bus.

Copyright © 2022 Texas Instruments Incorporated

¹ t_{LOW:SEXT}: Cumulative clock low extend time (slave device). See more details on SMBus specification http://smbus.org/specs/.



表 8-5. Timeout Specifications

	PARAMETER	MIN	MAX	UNIT
t _{TIMEOUT:SCL}	Detect clock low timeout	25	35	ms
t _{TIMEOUT:SDA}	Detect data low timeout	25	35	ms

8.5.1.2.7 CONTROL Terminal

The TPS65400 enable terminals ENSWx are equivalent to the CONTROL terminals in the fault handling. The enable terminals behave as follows:

- Unit does not power up until commanded by the enable terminal and OPERATION command. By default, the OPERATION command is ON, so the powering up of the unit depends on the enable terminal state.
- To start, the unit requires that the on/off portion of the OPERATION command is instructing the unit to run. Depending on PIN_CONFIG_00, the unit may also require the enable terminal to be asserted for the unit to start and energize the output.
- Polarity of the enable terminal is active high. If unconnected, the terminal goes high.
- When commanding the unit to turn on or off through the enable terminals, the programmed turn on delays, turn off delays are always observed.

There are differences in enable terminal functionality depending on terminal configuration PIN_CONFIG_00. For more information, refer to OPERATION and PIN_CONFIG_00.

8.5.1.2.8 Packet Error Checking

The TPS65400 supports an optional PEC code to be validated at the end of every write and to be appended to the end of every read. TI highly recommends it, but it is not required.

8.5.1.2.9 Group Commands

Fully-compliant group commands are supported.

8.5.1.2.10 Unsupported Features

All undocumented, optional features are not supported. Extended commands are not supported.

8.5.2 PMBus Register Descriptions

The PMBus specification referenced by this section is *PMBus Power System Management Protocol Specification Part II - Command Language, Revision 1.2*, dated 6 September 2010. The specification is published by the Power Management Bus Implementers Forum and is available from http://pmbus.org/specifications.

8.5.2.1 Overview

The following parameters can be programmed and read. These are individually available for each power supply output (SW1-SW4):

- Voltage reference
- · Start sequencing
- Stop sequencing
- · Switching frequency
- · Switching phase
- Soft-start time
- · Current limit
- Current sharing operation with SW1-SW2 and/or SW3-SW4 pairs
- · Power Good
- · Fault status

Each power supply has its own set of PMBus commands. Paging is supported to allow device selection for a PMBus session ((00h) PAGE). 表 8-6 lists supported PMBus commands and paging values.

Product Folder Links: TPS65400

8.5.2.2 Memory Model

Supported PMBus Commands describes the memory model for PMBus devices. Values used by the PMBus device are loaded into volatile operating memory from the following places:

- · Values hard-coded into an IC design
- Values programmed from hardware terminals
- · A non-volatile memory called the default store
- Communications from the PMBus

On-board data flash memory is used to implement the hard-coded values and the default store values. Values in the default store may be changed using the STORE_DEFAULT_ALL command described in (11h) STORE_DEFAULT_ALL. The user store is not supported. 表 8-6 describes the ordering of memory loading and precedence. In general, the hard-coded parameters are loaded into operating memory first. Second, any terminal-programmable settings take effect. Third, values from the default store are loaded. Later, commands issued from the PMBus take effect. In all cases, an operation on a parameter overwrites any prior value that was already in the operating memory.




图 8-26. Memory Model



8.5.2.3 Data Formats

Data is sent as a byte, an 8-bit binary value, a word, a 16-bit binary value, or a block of bytes whose length is specified by a length byte.

8.5.2.4 Fault Monitoring

Registers (78h) STATUS_BYTE, (79h) STATUS_WORD, (7Ah) STATUS_VOUT of the PMBus specification describe fault monitoring for PMBus devices. The TPS65400 only supports reporting faults. Fault conditions are set in the corresponding status register and the host or power system manager can poll it. Any bits set in the status register remain set even if the fault condition is removed or corrected. The fault bits in the status register remain set until one of the following occur:

- The device receives a CLEAR_FAULTS command.
- A RESET signal is asserted by either issuing a SOFT_RESET or by asserting/deasserting the CE terminal.

Product Folder Links: TPS65400

· Bias power is removed from the PMBus device.

节 8.3.7 describes fault thresholds and specific response behaviors.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

8.6 Register Maps

表 8-6 lists the PMBus commands. Commands 00h through CFh are defined in the *PMBus Specification* and are considered to be core commands that are standardized for all manufacturers and products. Commands D0h through FEh are manufacturer-specific and may be unique for each manufacturer and product. Commands that are not supported by the device are not listed.

表 8-6. Supported PMBus Commands

CODE	NAME	SMBUS TRANSACTION TYPE: WRITING DATA	SMBUS TRANSACTION TYPE: READING DATA	DATA BYTES	PAGE SUPPORT	SAVED TO DATA FLASH	DESCRIPTION
00h	PAGE	Write byte	Read byte	1	_	No	Selects output rail (see (00h) PAGE)
01h	OPERATION	Write byte	Read byte	1	00-03, FF	No	Starts or stops output (see (01h) OPERATION)
03h	CLEAR_FAULTS	Send byte	_	0	00-03, FF	_	Clears all faults (see (03h) CLEAR_FAULTS)
10h	WRITE_PROTECT	Write byte	Read byte	1	_	No	Used to lock bus writes (see (10h) WRITE_PROTECT)
11h	STORE_DEFAULT_ALL	Send byte	_	0	_	_	Stores operating memory to default store (see (11h) STORE_DEFAULT_ALL)
19h	CAPABILITY	_	Read byte	1	_	_	Describes PMBUS capabilities (see (19h) CAPABILITY)
78h	STATUS_BYTE	_	Read byte	1	00-03, FF	_	Fault register (see (78h) STATUS_BYTE)
79h	STATUS_WORD	_	Read word	2	00-03, FF	_	Fault register (see (79h) STATUS_WORD)
7Ah	STATUS_VOUT	_	Read byte	1	00-03, FF	_	Output fault register (see (7Ah) STATUS_VOUT)
80h	STATUS_MFR_SPECIFIC	_	Read byte	1	_	_	Status register (PGOOD#_N) (see (80h) STATUS_MFR_SPECIFIC)
98h	PMBUS_REVISION	_	Read byte	1	_	_	PMBUS revision support (see (98h) PMBUS_REVISION)
ADh	IC_DEVICE_ID	_	Read block	7	_	_	IC part number in ASCII (see (ADh) IC_DEVICE_ID)
AEh	IC_DEVICE_REV	_	Read block	2	_	_	IC part revision code (see (AEh) IC_DEVICE_REV)
D0h	USER_DATA_BYTE_00	Write byte	Read byte	1	_	Yes	User-defined data (see (D0h) USER_DATA_BYTE_00)
D1h	USER_DATA_BYTE_01	Write byte	Read byte	1	_	Yes	User-defined data (see (D1h) USER_DATA_BYTE_01)
D2h	PIN_CONFIG_00	Write byte	Read byte	1	_	Yes	Configures pin behavior (see (D2h) PIN_CONFIG_00)

36



表 8-6. Supported PMBus Commands (continued)

	表 8-6. Supported PMBus Commands (continued)							
CODE	NAME	SMBUS TRANSACTION TYPE: WRITING DATA	SMBUS TRANSACTION TYPE: READING DATA	DATA BYTES	PAGE SUPPORT	SAVED TO DATA FLASH	DESCRIPTION	
D3h	PIN_CONFIG_01	Write byte	Read byte	1	00-03	Yes	Configures rail-specific pin behavior (see (D3h) PIN_CONFIG_01)	
D4h	SEQUENCE_CONFIG	Write byte	Read byte	1	_	Yes	Configures sequence behavior (see (D4h) SEQUENCE_CONFIG)	
D5h	SEQUENCE_ORDER	Write byte	Read byte	1	00-03	Yes	Configures sequence order (see (D5h) SEQUENCE_ORDER)	
D6h	IOUT_MODE	Write byte	Read byte	1	00-03	Yes	Sets CCM / DCM, current sharing status (see (D6h) IOUT_MODE)	
D7h	FREQUENCY_PHASE	Write byte	Read byte	1	00-03	Yes	Sets switcher frequency and phase (see (D7h) FREQUENCY_PHASE)	
D8h	VREF_COMMAND	Write byte	Read byte	1	00-03	Yes	Sets reference voltage (V _{REF}) (see (D8h) VREF_COMMAND)	
D9h	IOUT_MAX	Write byte	Read byte	1	00-03	Yes	Sets current limit (see (D9h) IOUT_MAX)	
DAh	USER_RAM_00	Write byte	Read byte	1	_	No	RESET notification (see (DAh) USER_RAM_00)	
DBh	SOFT_RESET	Send byte	_	0	_	_	Soft resets device (see (DBh) SOFT_RESET)	
DCh	RESET_DELAY	Write byte	Read byte	1	_	Yes	Sets delay after reset (see (DCh) RESET_DELAY)	
DDh	TON_TOFF_DELAY	Write byte	Read byte	1	00-03	Yes	Sets delay before output begins to turn ON/OFF (see (DDh) TON_TOFF_DELAY)	
DEh	TON_TRANSITION_RATE	Write byte	Read byte	1	00-03	Yes	Sets soft-start time (see (DEh) TON_TRANSITION_RATE)	
DFh	VREF_TRANSITION_RATE	Write byte	Read byte	1	00-03	Yes	Sets ramping parameters for real-time Vref settings in output (see (DFh) VREF_TRANSITION_RATE)	
E0h to EFh	_	_	_	_	_	_	Reserved	
F0h	SLOPE_COMPENSATION	Write byte	Read byte	1	00-03	Yes	Adjusts control loop compensation (see (F0h) SLOPE_COMPENSATION)	
F1h	ISENSE_GAIN	Write byte	Read byte	1	00-03	Yes	Adjusts control loop current sense (see (F1h) ISENSE_GAIN)	
FCh	DEVICE_CODE	_	Read word	2	_	_	IC part revision code (see (FCh) DEVICE_CODE)	

Product Folder Links: TPS65400

表 8-7. Command Bit-Mapping

	表 8-7. Command Bit-Mapping										
CODE	NAME	DEFAULT VALUE	BYTE					BITS			
				7 (MSB)	6	5	4	3	2	1	0 (LSB)
00h	PAGE	0xFF	0					PAGE			
01h	OPERATION	0x80	0		OPERAT	TON		x	x	x	x
03h	CLEAR_FAULTS							_			
10h	WRITE_PROTECT	0x40	0					WRITE_PROTECT			
11h	STORE_DEFAULT_ALL							_			
19h	CAPABILITY	0xA0	0	PEC	PEC BUS SMB_ALERT x x			х	x	x	
78h	STATUS_BYTE	0b0XXXX0XX	0	х	OFF	VOUT_OV	IOUT_OC	TEMPERATURE	х	CML	NONE OF THE ABOVE
79h	STATUS_WORD	0b0XXXX0XX	0	х	OFF	VOUT_OV	IOUT_OC	TEMPERATURE	х	CML	NONE OF THE ABOVE
		0bX00XX000	1	VOUT	х	x	MFR	POWER_GOOD_N	x	х	х
7Ah	STATUS_VOUT	0bX00X0000	0	VOUT_OV	x	x	VOUT_UV	x	x	х	x
80h	STATUS_MFR_ SPECIFIC	0b0000XXXX	1	х	х	х	х	POWER_GOOD4_N	POWER_GOOD3_N	POWER_GOOD2_N	POWER_GOOD1_N
98h	PMBUS_REVISION	0x22	0		Part I Rev	vision			Part II F	Revision	
		0x07	0					Length			
		0x4C	1		'L'						
		0x4D	2	'M'							
		0x32	3	'2'							
ADh	IC_DEVICE_ID	0x36	4	·6'							
		0x34	5	·4'							
		0x33	6	·3'							
		0x30	7					'0'			
		0x02	0					Length			
AEh	IC_DEVICE_REV	0xFX	1		DEVICE_CO	DDE_ID			DEVICE_C	CODE_REV	
		0x00	2					DEVICE_CODE_ID			
D0h	USER_DATA_BYTE_00	0x00	0				U	SER_DATA_BYTE_00			
D1h	USER_DATA_BYTE_01	0x00	0				U	SER_DATA_BYTE_01			
D2h	PIN_CONFIG_00	0x3C	0	х			PGOOD_PIN_	CONFIG		ENABLE_P	IN_CONFIG
D3h	PIN_CONFIG_01	0x00	0	х	х	x	x	x	x	x	SSPG_PIN_ CONFIG
D4h	SEQUENCE_CONFIG	0x00	0	х	х	х	х	х	х	х	START_PGOOD
D5h	SEQUENCE_ORDER	0x00	0	х	х	x	х	STOP_	ORDER	START	ORDER
D6h	IOUT_MODE	0b000000X1	0	х	х	x	х	х	х	IOUT_SHARE	CCM
		PAGE Val				1		1	1		1
		0x00 0x00									
D7h	FREQUENCY_PHASE	0x01 0x08	0	x			PHASE_D	ELAY		CLK	_DIV
		0x02 0x04									
		0x03 0x0C									
D8h	VREF_COMMAND	0x14	0	х				VREF_COM	MAND	•	



表 8-7. Command Bit-Mapping (continued)

	₹ 0-7: Oommand Bit-Mapping (Continued)										
CODE	NAME	DEFAULT VALU	E BYTE					BITS			
CODE	NAME	DEFACE VALUE	BIIE	7 (MSB)	6	5	4	3	2	1	0 (LSB)
		PAGE Val									
		0x00 0x04			x x	x		х	IOUT_MAX		
D9h	IOUT_MAX	0x01 0x04		x			x				
		0x02 0x03									
		0x03 0x03									
DAh	USER_RAM_00	0x00	0	х	х	х	х	х	х	х	USER_RAM_00
DBh	SOFT_RESET							_			
DCh	RESET_DELAY	0x00	0	х	х	х	х	х		RESET_DELAY	
DDh	TON_TOFF_DELAY	0x01	0	х	х		TON_DELAY	•		TOFF_DELAY	
DEh	TON_TRANSITION_ RATE	0x02	0	х	х	х	x	х	х	TON_RAI	MP_RATE
DFh	VREF_TRANSITION_ RATE	0x98	0	VREF_RAMP_ ENABLE	х		VREF_RAMP_TIM	ESTEP		VREF_RAMP_BITSTEP	
F0h	SLOPE_ COMPENSATION	0x01	0	х	х	х	х	х	х	SLOPE_ COMPENSATION	
F1h	ISENSE_GAIN	0x01	0	х	х	х	х	х	х	ISENSE_GAIN	
FCh	DEVICE_CODE	0xFX	0		DEVICE_CC	DDE_ID			DEVICE_C	CODE_REV	
FUII	DEVICE_CODE	0x00	1					DEVICE_CODE_ID			

8.6.1 PMBus Core Commands

These PMBus core commands are defined in the PMBus Specification. This section describes details that are unique to the TPS65400 implementation.

8.6.1.1 (00h) PAGE

The PAGE command provides the ability to configure, control, and monitor multiple outputs on a single TPS65400 using a single PMBus physical address. All subsequent commands that depend on PAGE are applied to the rail selected by the PAGE command.

Rails are numbered starting with one, while pages are numbered starting at 0. 表 8-8 shows the relationship between the PMBus PAGE value and the rail number.

	& 0-0. FAGE Data Byte Contents							
BITS	NAME	READ / WRITE	DEFAULT VALUE	VALUE	OUTPUT RAIL	PAIRING	CURRENT SHARING RELATIONSHIP	
			0xFF	0x00	SW1	SW1-SW2	Master	
		GE R/W		0x01	SW2	3001-3002	Slave	
7:0	PAGE			0x02	SW3	SW3-SW4	Master	
7.0	FAGE			0x03	SW4	3003-3004	Slave	
				0x04 to 0xFE	Invalid	_	_	
				0xFF	All	_	_	

表 8-8. PAGE Data Byte Contents

On the TPS65400, current share is organized in pairs (PAGE = 0x00, 0x01 and PAGE = 0x02, 0x03). When current sharing mode is detected on a particular pair, the slave PAGE is invalid and the slave's default settings follow that of its master PAGE. The only exception is that the slave switcher PWM will be a fixed 180° phase-shift from its master (see (D7h) FREQUENCY_PHASE). Additionally, the ISHARE bit will be asserted (see (D6h) IOUT_MODE).

(00h_PAGE of the register map describes the PAGE command in more detail.

备注

The PAGE parameter is not stored in the default store in data flash.

8.6.1.2 (01h) OPERATION

The OPERATION command in conjunction with input from the enable pins ENSWx is used to turn on or off (enable or disable) the currently selected switching regulator as determined by the current PAGE. Margins are not supported. Data byte contents are given in 表 8-9.

表 8-9. Operation Data Byte Contents

PAGE SUPPORT	BITS [7:6]	BITS [5:4]	BITS [3:2]	BITS [1:0]	SEQUENCING	OUTPUT ON OR OFF	DELAY
0x00 to 0x03, 0xFF	00	XX	XX	XX	No	Immediate off	None
0x00 to 0x03	01	XX	XX	XX	No	Soft off	t _{OFF_DELAY}
0xFF	01	XX	XX	XX	Yes	Soft off	t _{OFF_DELAY}
0x00 to 0x03	10	00	XX	XX	No	On with soft-start (default)	t _{ON_DELAY}
0xFF	10	00	XX	XX	Yes	On with soft-start (default ⁽¹⁾)	t _{ON_DELAY}

⁽¹⁾ This is also the default behavior upon reset with active ENABLE selected (see (D2h) PIN CONFIG 00)

Input from the enable pin overrides the off state of the corresponding output. The pin function configuration command PIN_CONFIG_00 can accept or ignore enable pins as well as disable OPERATION sequencing command support (see (01h_ OPERATION). If the OPERATION state is on, and PIN_CONFIG_00 is set to accept enable pins, action from enable pins would result in a delay specified by TON_TOFF_DELAY. 🛭 8-27 shows how the on/off states are triggered.






图 8-27. On/Off Configuration (Per Output)

When a fault occurs, the output state will turn OFF and possibly attempt to turn ON repeatedly for persistent faults. Specific fault response behaviors are described in \ddagger 8.3.7.

备注

TI recommends that if OPERATION is to be used exclusively, all outputs should be set to the same order and enable pins should be ignored (see (D5h) SEQUENCE_ORDER, and (D2h) PIN CONFIG 00).

The OPERATION parameter is not stored in the default store in data flash.

8.6.1.3 (03h) CLEAR FAULTS

The CLEAR_FAULTS command clears all faults for the selected output. If PAGE 0xFF is selected, all faults for all PAGE outputs are cleared.

备注

POWER_GOOD_N and OFF indicate the current state of the outputs and cannot be cleared.

8.6.1.4 (10h) WRITE_PROTECT

The WRITE PROTECT command disables writes on the PMBus. It has one data byte, described in 表 8-10.

表 8-10. WRITE_PROTECT Command Data Byte Contents

DATA BYTE VALUE	MEANING
1000 0000	Disable all writes except to the WRITE_PROTECT command
0100 0000 (default)	Disable all writes except to the WRITE_PROTECT, OPERATION, and PAGE commands
0010 0000	Disable all writes except to the WRITE_PROTECT, OPERATION, PAGE, and VREF_COMMAND commands
0000 0000	Enable writes to all commands

If an invalid command is received, a communications fault is set. WRITE_PROTECT does not protect against CLEAR_FAULTS. The user is able to CLEAR_FAULTS anytime regardless of the WRITE_PROTECT state.

This command has no PAGE support.

备注

The WRITE PROTECT parameter is not stored in the default store in data flash.

8.6.1.5 (11h) STORE DEFAULT ALL

The STORE_DEFAULT_ALL command saves the PMBus parameters from operating memory into the default store in data flash (EEPROM). The TPS65400 uses the most recently written set of default store values at startup. The maximum time it takes for the data flash to be written is 70 ms.

This command has no PAGE support.

备注

The OPERATION, PAGE, and WRITE_PROTECT parameters are not stored in the default store in data flash.

CAUTION

When STORE_DEFAULT_ALL is issued, operating memory should not be written to during the save.

8.6.1.6 (19h) CAPABILITY

The CAPABILITY command is a read-only command.

This command has no PAGE support.

表 8-11. CAPABILITY COMMAND Data Byte Contents

BIT	READ / WRITE	DEFAULT VALUE	MEANING
7	R	1	Packet error checking is supported
6:5	R	01	Maximum supported bus speed is 400 kHz
4	R	0	Device does not have a SMBALERT pin and does not support the SMBus alert response protocol
3:0	R	0000	Reserved

8.6.1.7 (78h) STATUS BYTE

The STATUS_BYTE command is a read-only command. Write mask is not supported. The bits are listed in 表 8-12.

表 8-12. STATUS BYTE Data Byte Contents

PAGE SUPPORT	BIT	NAME	READ / WRITE	DEFAULT VALUE	MEANING				
_	7	Not supported	R	0	_				
Yes	6	OFF	R	_	Output is off				
Yes	5	VOUT_OV	R	_	Output overvoltage fault				
Yes	4	IOUT_OC	R	_	Output overcurrent fault				
No	2	TEMPERATURE	R	_	Overtemperature fault				
_	3	Not supported	R	0	_				
No	1	CML	R	_	Invalid command code, data, or packet				
Yes	0	NONE OF THE ABOVE	R	_	A fault or warning not listed in bits [7:1] has occurred				

Overtemperature fault and CML is independent of PAGE. When there is PAGE support, the meaning of the bits applies only for the selected output PAGE. For PAGE = 0xFF, STATUS_BYTE is a logical OR of all PAGE = 0x00 to 0x03 STATUS_BYTE values.

An exception to NONE OF THE ABOVE is that the MFR bit in STATUS_WORD is ignored due to no PAGE support.

PAGE support is for outputs 0x00 to 0x03, 0x0FF.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

8.6.1.8 (79h) STATUS WORD

The STATUS_WORD command is a read-only command. Write mask is not supported. Only the parameters in 表 8-13 are supported.

表 8-13. STATUS_WORD Data Word Contents (Upper Byte)

					, , ,		
PAGE SUPPORT	ВІТ	NAME	READ / WRITE	DEFAULT VALUE	MEANING		
Yes	7	VOUT	R		Output voltage fault set if any bit in STATUS_VOUT is asserted (for the same page)		
_	6	Not supported	R	0	_		
_	5	Not supported	R	0	_		
No	4	MFR	R		Set if any bit in STATUS_MFR_SPECIFIC is asserted		
Yes	3	POWER_GOOD_N	R	_	Output voltage is within PGOOD range, negated		
_	2	Not supported	R	0	_		
_	1	Not supported	R	0	_		
_	0	Not supported	R	0	_		

The lower byte of STATUS_WORD is STATUS_BYTE.

The MFR bit is independent of PAGE. When there is PAGE support, the meaning of the bits applies only for the selected output PAGE. For PAGE = 0xFF, STATUS_WORD is a logical OR of all PAGE = 0x00 to 0x03 STATUS_WORD values.

PAGE support is for outputs 0x00 to 0x03, 0x0FF.

8.6.1.9 (7Ah) STATUS_VOUT

The STATUS_VOUT command is a read-only command. Write mask is not supported. Only the parameters in 表 8-14 are supported.

表 8-14. STATUS VOUT Data Byte Contents

BIT	NAME	READ / WRITE	DEFAULT VALUE	MEANING
7	VOUT_OV	R	_	VOUT overvoltage fault
6	Not supported	R	0	_
5	Not supported	R	0	_
4	VOUT_UV	R	_	VOUT undervoltage fault
3	Not supported	R	0	_
2	Not supported	R	0	_
1	Not supported	R	0	_
0	Not supported	R	0	_

STATUS_VOUT shows the voltage output status for the PAGE selected output. For PAGE = 0xFF, STATUS_VOUT is a logical OR of all PAGE = 0x00-0x03 STATUS_VOUT values. VOUT_OV in STATUS_VOUT is identical to VOUT_OV in STATUS_BYTE for the same PAGE.

PAGE support is for outputs 0x00 to 0x03, 0x0FF.

8.6.1.10 (80h) STATUS MFR SPECIFIC

The STATUS_MFR_SPECIFIC command is a read-only command. Write mask is not supported. Only the parameters in 表 8-15 are supported.

表 8-15. STATUS_MFR_SPECIFIC Data Byte Contents

BIT	NAME	READ / WRITE	DEFAULT VALUE	MEANING
7	Not supported	R	0	_
6	Not supported	R	0	_
5	Not supported	R	0	_
4	Not supported	R	0	_
3	POWER_GOOD4_N	R	_	SW4 output voltage is within PGOOD range, negated
2	POWER_GOOD3_N	R	_	SW3 output voltage is within PGOOD range, negated
1	POWER_GOOD2_N	R	_	SW2 output voltage is within PGOOD range, negated
0	POWER_GOOD1_N	R	_	SW1 output voltage is within PGOOD range, negated

STATUS_MFR_SPECIFIC reports the individual output negated PGOODs. These bit values also can be retrieved from POWER_GOOD_N if an individual output is selected through PAGE.

This command has no PAGE support.

8.6.1.11 (98h) PMBUS_REVISION

The PMBUS_REVISION command is a read-only command.

表 8-16. PMBUS_REVISION Data Byte Contents

BITS	NAME	READ / WRITE	DEFAULT VALUE	MEANING
7:4	Part I revision	R	0010	Supports version 1.2
3:0	Part II revision	R	0010	Supports version 1.2

This command has no PAGE support.

8.6.1.12 (ADh) IC_DEVICE_ID

The IC_DEVICE_ID command is a read-only block command and returns the ASCII characters of the part number TPS65400.

表 8-17. IC_DEVICE_ID Data Block Contents

BYTE	NAME	READ / WRITE	DEFAULT VALUE	ASCII VALUE
7			0x30	0
6			0x33	3
5			0x34	4
4	IC_DEVICE_ID	R	0x36	6
3			0x32	2
2			0x4D	M
1			0x4C	L
0	Length byte	R	0x07	_

This command has no PAGE support.

8.6.1.13 (AEh) IC_DEVICE_REV

The IC_DEVICE_REV command is a read-only block command and returns the 2-byte device code of the part. The device code is identical to the 2-byte DEVICE_CODE. Refer to DEVICE_CODE for details (see (FCh) DEVICE_CODE).



表 8-18. IC_DEVICE_REV Data Block Contents

BYTE	NAME	READ / WRITE	DEFAULT VALUE
2:1	DEVICE_CODE	R	See DEVICE_CODE
0	Length byte	R	0x02

This command has no PAGE support.

8.6.2 Manufacturer-Specific Commands

8.6.2.1 (D0h) USER_DATA_BYTE_00

The USER_DATA_BYTE_00 command contains 8 bits for reading and writing user-defined data. Upon issuing STORE DEFAULT ALL, contents of this command are saved to the default store in data flash.

表 8-19. USER_DATA_BYTE_00 Data Byte Contents

BITS	NAME	READ / WRITE	DEFAULT VALUE	
7:0	USER_DATA_BYTE_00	R/W	0x00	

This command has no PAGE support.

8.6.2.2 (D1h) USER_DATA_BYTE_01

The USER_DATA_BYTE_01 command contains 7 bits, USER_DATA_BITS_01, for reading and writing user-defined data. Upon issuing STORE_DEFAULT_ALL, contents of this command are saved to the default store in data flash.

The most significant bit, STORED, is a read-only bit that indicates whether the user has written to the default store through STORE DEFAULT ALL. This indicator bit cannot be cleared.

表 8-20. USER_DATA_BYTE_01 Data Byte Contents

BITS NAME		READ / WRITE	DEFAULT VALUE	
7	STORED	R	0	
6:0	USER_DATA_BYTE_01	R/W	0000000	

This command has no PAGE support.

8.6.2.3 (D2h) PIN_CONFIG_00

The PIN_CONFIG_00 command selects pin function and behavior for enable pins ENSWx and the global PGOOD pin.

ENABLE_PIN_CONFIG selects between active ENABLE, inactive ENABLE, or single ENABLE behavior for ENSWx pins.

- When active ENABLE is selected, each pin in conjunction with OPERATION controls its respective switcher on/off. For details, see (01h) OPERATION and (DDh) TON_TOFF_DELAY.
- When inactive ENABLE is selected, the state of all ENSWx pins is ignored.
- When single ENABLE is selected, ENSW1 pin acts as a sequence start and sequence stop pin, with all other ENSWx pins ignored. This allows the device to emulate classic sequencing behavior. A start sequence begins when ENSW1 is asserted, and a stop sequence begins when ENSW1 is deasserted. If ENSW1 were to de-assert before a start sequence were complete, a stop-sequence would begin immediately.

PGOOD PIN CONFIG sets the function of the global PGOOD pin.

- By default, the global PGOOD pin is configured to output a logical AND of each individual power supply's PGOOD. If all supplies were to turn off, the global PGOOD pin would be de-asserted.
- The global PGOOD pin can be selected to output the status of any individual power supply's PGOOD, or any OR/AND combination thereof. If an individual supply's PGOOD#_MASK bit is masked, its PGOOD

Product Folder Links: TPS65400

Instruments www.ti.com.cn

> status would be masked from the global PGOOD pin. If all PGOOD#_MASK pins were masked, the output of the global PGOOD pin would be at logic zero regardless of the PGOOD LOGIC selected.

- PGOOD#_MASK only applies to the output pin logic and does not affect STATUS_WORD or sequencing.
- In current sharing mode, slave channel PGOOD must be masked, otherwise, global PGOOD would be asserted to low.

表 8-21. PIN_CONFIG_00 Data Byte Contents	表 8-21.	PIN	CONFIG	00 Data B	vte Contents
--	---------	-----	--------	-----------	--------------

BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	MEANING	PINS AFFECTED	
7	_	R	0	_	_	_	
6	PGOOD_PIN_CONFIG:	R/W	0	0	AND of all unmasked PGOODs		
0	PGOOD_LOGIC	FX/VV	0	1	OR of all unmasked PGOODs		
5	PGOOD_PIN_CONFIG:	R/W	1	0	PGOOD4 is masked		
3	PGOOD4_MASK	FX/VV	'	1	PGOOD4 is unmasked		
4	PGOOD_PIN_CONFIG: PGOOD3_MASK	R/W	1	0	PGOOD3 is masked	Global PGOOD	
				1	PGOOD3 is unmasked	pin	
3	PGOOD_PIN_CONFIG:	R/W	1	0	PGOOD2 is masked		
3	PGOOD2_MASK	TV/VV	1	1	PGOOD2 is unmasked		
2	PGOOD_PIN_CONFIG:	R/W	1 0		PGOOD1 is masked		
	PGOOD1_MASK	1000	'	1	PGOOD1 is unmasked		
				00	Active ENABLE Enable pins ENSWx control each switcher independently		
1:0	ENABLE_PIN_CONFIG	R/W	00	01	Inactive ENABLE All enable pins ENSWx are ignored	ENSW# pins	
				1X	Single ENABLE ENSW1 starts and stops sequencing. All other enable pins are ignored.		

表 8-22 shows example configurations for PGOOD_PIN_CONFIG.

表 8-22. PGOOD_PIN_CONFIG Example Configurations

PGOOD_PIN_CONFIG BINARY VALUE	PGOOD PIN CONFIG BINARY VALUE GLOBAL PGOOD PIN COMMENTS							
PGOOD_PIN_CONFIG BINARY VALUE	GLOBAL PGOOD FIN	COMMENTS						
01111 (default)	PGOOD1 and PGOOD2 and PGOOD3 and PGOOD4							
11111	PGOOD1 or PGOOD2 or PGOOD3 or PGOOD4							
00101	PGOOD1 and PGOOD3	Buck1,2 current sharing mode, Buck3,4 current sharing mode						
01101	PGOOD1 and PGOOD3 and PGOOD4	Buck1,2 current sharing mode						
00111	PGOOD1 and PGOOD2 and PGOOD3	Buck3,4 current sharing mode						
X0001	PGOOD1	Only monitor Buck1's status						
X0010	PGOOD2	Only monitor Buck2's status						
X0100	PGOOD3	Only monitor Buck3's status						
X1000	PGOOD4	Only monitor Buck4's status						

This command has no PAGE support.

CAUTION

Changing PIN_CONFIG_00 during normal operation has no effect. The configuration can only be modified by storing into EEPROM and then reloading the configuration upon reset.

8.6.2.4 (D3h) PIN_CONFIG_01

PIN_CONFIG_01 command selects pin function and behavior for the selected output's SSx/ PG pin.

SSPG_PIN_CONFIG sets the selected power supply's SSx/ \overline{PG} pin to a soft-start time input pin or a power good output pin.

- When selected as soft-start time input pin SSx, the internal soft-start ramp rate TON_TRANSITION_RATE is ignored. A 5-μA current source will be connected internally and an external capacitor can be used to set the soft-start delay.
- When selected as a power good output pin \overline{PG} (\overline{PGOOD}), the pin outputs the status of the selected power supply's power good.

表 8-23. PIN_CONFIG_01 Data Byte Contents

BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	MEANING	PINS AFFECTED
7:1	_	R	0000000	_	_	_
0	SSPG_PIN_CON	R/W	0	0	SSx pin	SSx/ PG pin
	FIG			1	PG pin	

PAGE support is for outputs 0x00 through 0x03.

CAUTION

Changing PIN_CONFIG_01 during normal operation will have no effect. The configuration can only be modified by storing into EEPROM and then reloading the configuration upon reset.

8.6.2.5 (D4h) SEQUENCE_CONFIG

The SEQUENCE CONFIG command determines sequencing behavior.

START_PGOOD determines whether the next output in sequence looks at the previous output's PGOOD before turning on. For turning on, the previous output's PGOOD must be good. For the first in sequence, there is no PGOOD reference so START_PGOOD for those particular switchers are ignored. START_PGOOD applies to all switchers.

表 8-24. SEQUENCE_CONFIG Data Byte Contents

BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	MEANING
7:1	_	R	0000000	_	_
0	START_PGOOD	R/W	0	0	PGOOD is checked
				1	PGOOD is ignored

This command has no PAGE support.

CAUTION

TI does not recommend changing SEQUENCE_CONFIG during start sequencing or stop sequencing.

Product Folder Links: TPS65400

8.6.2.6 (D5h) SEQUENCE_ORDER

The SEQUENCE_ORDER command determines the order in which each output starts and stops. If two or more supplies are assigned the same sequence number, they start/stop at the same time. If sequencing is not used, all sequence bits should be set to the same value. For PGOOD sequencing options, see (D4h) SEQUENCE CONFIG.

表 8-25. SEQUENCE_(ORDER Data B	yte Contents
--------------------	--------------	--------------

BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING
7:4	_	R	0000	_	_	_
3:2	STOP_ORDER	R/W	00	00	1 (first to stop)	Stop sequence
				01	2	order number
				10	3	
				11	4 (last to stop)	
1:0	START_ORDER	R/W	00	00	1 (first to start)	Start sequence
				01	2	order number
				10	3	
				11	4 (last to start)	

CAUTION

TI does not recommend changing SEQUENCE_ORDER during start sequencing or stop sequencing.

PAGE support is for outputs 0x00 to 0x03.

8.6.2.7 (D6h) IOUT MODE

The IOUT_MODE command configures the selected output to be:

- · Operating in CCM
- · Operating in Mixed CCM/DCM

There is a read-only bit, IOUT SHARE, that indicates that the current selected output:

- · Shares its current
- Does not share its current

On the TPS65400, current share is organized in pairs (PAGE = 0x00, 0x01 and PAGE = 0x02, 0x03). When current sharing mode is detected on a particular pair, the slave PAGE is invalid and the slave's default settings follow that of its master PAGE. The only exception is that the slave switcher PWM is a fixed 180° phase-shift from its master (see (D7h) FREQUENCY PHASE).

表 8-26. IOUT_MODE Data Byte Contents

BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	MEANING	
7:2	_	R	000000	_	_	
1	IOUT SHARE	R		0	Current is not shared	
'	IOUT_SHARE			R	_	1 ⁽¹⁾
0	CCM DAY	CCM R/W	DAM	1	0	Mixed CCM/DCM
0	CCIVI	TN/VV	I	1	ССМ	

⁽¹⁾ This bit is only observable from the master PAGEs (see (00h) PAGE).

PAGE support is for outputs 0x00 through 0x03.

CAUTION

Changing IOUT_MODE during normal operation has no effect. The configuration can only be modified by storing into EEPROM and then reloading the configuration upon reset.

8.6.2.8 (D7h) FREQUENCY_PHASE

The FREQUENCY_PHASE command sets the output switching frequency and phase of the selected output. The switching frequency is a quotient from the division of the master clock, F_{OSC} , by the selected divisor CLK_DIV. PHASE_DELAY determines the phase shift as a multiple of the internal PLL period, which is scaled at 4× less than the master clock period 1 / F_{OSC} .

表 8-27. FREQUENCY PHASE Data Byte Contents

BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING			
7	_	R	0	_	_	_			
				00000	0				
				00001	1 / (4 × FOSC)				
6:2	PHASE_DELAY	R/W	R/W	R/W	R/W See ₹	See 表 8-28			Switching delay time (phase)
				11110	30 / (4 × FOSC)	,			
						11111	31 / (4 × FOSC)		
				00	FOSC / 1				
1:0	CLK DIV	R/W	00	01	FOSC / 2	Switching frequency			
1.0	CLK_DIV	LK_DIV R/W	00	10	FOSC / 4	Switching frequency			
				11	FOSC/8				

表 8-28. PHASE_DELAY Default Data Bit Values

•	—	
PAGE	PHASE_DELAY BINARY VALUE	PHASE SHIFT (°)
0x00	00000	0
0x01	00010	180
0x02	00001	90
0x03	00011	270

The phase shift in degrees is calculated by 方程式 5.

Phase shift =
$$\frac{PHASE_DELAY}{2^{CLK}_DIV} \text{ (degrees)}$$
 (5)

When current sharing mode is detected on a particular pair, the slave PAGE is invalid and the slave's default settings follow that of its master PAGE. The only exception is that the slave switcher PWM is a fixed 180° phase-shift from its master. Additionally, the ISHARE bit is asserted (see (D6h) IOUT_MODE).

PAGE support is for outputs 0x00 through 0x03.

CAUTION

Changing the FREQUENCY_PHASE during normal operation has no effect. The configuration can only be modified by storing into EEPROM and then reloading the configuration upon reset.

Submit Document Feedback

8.6.2.9 (D8h) VREF COMMAND

The VREF_COMMAND command sets the voltage reference (VREF) for the selected output. Values range from 0.6 to 1.87 V with a bit resolution of 10 mV per LSB.

表 8-29. VREF COMMAND Data Byte Contents

			•		
NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING
_	R	0	_	_	_
			0000000	0.60 V	
			0000001	0.61 V	
			•••	•••	
VREF_COMMAND	R/W	0010100	0010100	0.8 V	Reference voltage
			•••	•••	
			1111110	1.86 V	
			1111111	1.87 V	
	_	_ R	_ R 0	NAME READ / WRITE DEFAULT VALUE BINARY VALUE — R 0 — — 00000000 00000000 — 00000001 VREF_COMMAND R/W 0010100 0010100 — 11111110	- R 0

The voltage reference can be changed while one or more voltage outputs are enabled. To reduce the effect of large transient steps, digital slew rate limiting is implemented. The larger the change in the voltage reference, the greater the delay that is incurred as the voltage steps toward the new reference. For details, see (DFh) VREF_TRANSITION_RATE.

Faults are blanked during transition. A 100-s fault blanking time results after a transition completes.

PAGE support is for outputs 0x00 through 0x03.

8.6.2.10 (D9h) IOUT MAX

The IOUT MAX command sets the current limit for the selected output.

表 8-30. IOUT MAX Data Byte Contents, PAGE = 0x00, 0x01

BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING
7:3	_	R	00000	_	_	_
				000	2 A	
				001	3 A	
2:0	IOUT_MAX	R/W	100	010	4 A	Current limit
				011	5 A	
				1XX	6 A	

表 8-31. IOUT_MAX Data Byte Contents, PAGE = 0x02, 0x03

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,									
BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING			
7:2	_	R	000000	_	_	_			
		R/W	11	00	0.5 A				
1:0	IOUT_MAX			01	1 A	Current limit			
1.0				10	2 A	Current iiiniit			
				11	3 A				

The limit set by the IOUT_MAX byte sets both the high-side and low-side current limit.

PAGE support is for outputs 0x00 through 0x03.

8.6.2.11 (DAh) USER RAM 00

The USER_RAM_00 command is a reset notification status. Upon any RESET condition, the device clears this value to 0x00. This value can only be set to 0x01 by the PMBus master.

表 8-32. USER_RAM_00 Data Byte Contents

BITS	BITS NAME		DEFAULT VALUE
7:1	_	R	0000000
0	USER_RAM_00	R/W	0

This command has no PAGE support.

8.6.2.12 (DBh) SOFT_RESET

The SOFT_RESET command triggers a software reset of the device. It is equivalent to sending an assert-deasserting pulse to the RST_N pin. Consequently, all switchers turn off and all faults are cleared.

This command has no PAGE support.

8.6.2.13 (DCh) RESET DELAY

The RESET_DELAY command sets the delay time before any switcher can begin its soft-start after CE is asserted. Thus, if the turn-on sequence or an individual switcher is enabled before this delay is over, no action occurs until the delay is completed. After this delay period is passed, enabling the turn-on sequence of an individual switcher would have an immediate effect subject to the ton Delay and soft-start time.

表 8-33. RESET DELAY Data Byte Contents⁽¹⁾

DITO	NA 14	DEAD (MDITE		DINIA DVA VALUE	\/A!!E	
BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING
7:3	_	R	00000	_	_	_
				000	1 ms ⁽²⁾	
				001	50 ms	
		R/W	R/W 000	010	100 ms	
2:0	DESET DELAY			011	250 ms	Poset delay time
2.0	RESET_DELAY		000	100	500 ms	Reset delay time
				101	1000 ms	
				110	1500 ms	
				111	2000 ms	

⁽¹⁾ All the delay times are subject to the delay between the rising edge of CE and the stabilizing delay time of the VDDD supply, which can be up to 1.1 ms, depending on the bypass capacitor sizing for these rails. The RESET_DELAY in the table is in addition to this power-up delay and has an accuracy of ±62.5 μ s.

This command has no PAGE support.

⁽²⁾ When setting the RESET_DELAY to 1 ms, TI recommends that the t_{ON_DELAY} for the outputs starting up first be greater than 5 ms. Because, the COMP pin precharge starts at the same time as the RESET_DELAY. If RESET_DELAY is 1 ms, and t_{ON_DELAY} is 0 ms, then the COMP pin precharge may not stabilize before the switcher soft-start begins. The time needed to stabilize the COMP pin precharge depends on the RC compensation values connected to the COMP pin.

8.6.2.14 (DDh) TON TOFF DELAY

The TON_TOFF_DELAY command sets the delay times after receiving an on or off command for the selected output to begin turning on or off.

TON_DELAY of this command are lexically equivalent to TON_DELAY. If TON_DELAY is set to 0 ms, the device would begin turning on immediately. If TOFF_DELAY is set to 0 ms, the device would begin turning off immediately.

BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING
7:6	_	R	00	_	_	_
5:3	TON_DELAY	R/W	010	000	0 ms	Delay time before starting
				001	1 ms	
				010	5 ms	
				011	25 ms	
				100	100 ms	
				101	500 ms	
				110	1000 ms	
				111	2000 ms	
2:0	TOFF_DELAY	R/W	000	000	0 ms	Delay time before stopping
				001	1 ms	
				010	5 ms	
				011	25 ms	
				100	100 ms	
				101	500 ms	
				110	1000 ms	
				111	2000 ms	

表 8-34. TON_TOFF_DELAY Data Byte Contents

These delays are always in effect including when the outputs are internally or externally sequenced, or arbitrarily turned on or off. The only exceptions are:

- The device receives an immediate OFF from the OPERATION command.
- The device turns its output off internally (such as in a fault condition).

PAGE support is for outputs 0x00 through 0x03.

8.6.2.15 (DEh) TON TRANSITION RATE

The TON_TRANSITION_RATE command sets the soft-start ramp rate for the selected output. This command is ignored by default because soft-start is set externally through the SSx/ \overline{PG} pin. Only when the SSx/ \overline{PG} pin is configured as \overline{PG} through PIN_CONFIG_01 will TON_TRANSITION_RATE determine the soft-start rate.

The soft-start ramp rate refers to the rate at which the reference voltage is increased. The time to complete the soft-start can be calculated from the target reference voltage as 方程式 6.

$$t_{ss} = \frac{Vref}{Soft start ramp rate}$$
 (6)

For example, if VREF is set to 0.6 V and the default soft-start ramp rate of 0.5 V/ms is selected, then the soft-start time would be 1.2 ms. If VREF is set to 1 V and the soft-start ramp rate of 0.25 V/ms is selected, then the soft-start time would be 4 ms.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



表 8-35. TON_TRANSITION_RATE Data Byte Contents

BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING
7:2	_	R	000000	_	_	_
		TON_RAMP_RATE R/W	10	00	2 V/ms	
1:0	TON DAMP DATE			01	1 V/ms	Soft-start ramping rate
1.0	1:0 TON_RAMP_RATE			10	0.5 V/ms	Soil-stait ramping rate
			11	0.25 V/ms		

PAGE support is for outputs 0x00 through 0x03.

8.6.2.16 (DFh) VREF_TRANSITION_RATE

The VREF_TRANSITION_RATE command determines the stepping rate and stepping size when dynamically switching the reference voltage VREF of the selected output.

表 8-36. VREF TRANSITION RATE Data Byte Contents

	% o co. Titel _ito ition lon_to the batta by to contonic								
BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING			
7	VREF_RAMP_ENABLE	R/W	1	0	_	Ramping disabled			
				1	_	Ramping enabled			
6	_	R	0	_	_	_			
5:3	VREF_RAMP_TIMESTEP	R/W	011	000	1 µs	Delay time per ramping			
				001	2 µs	step			
				010	3 µs				
				011	4 µs				
				100	6 µs				
				101	8 µs				
				110	12 µs				
				111	16 µs				
2:0	VREF_RAMP_BITSTEP	R/W	000	See 表 8-37	See 表 8-37	Ramp up and ramp down LSB increments / decrements			

表 8-37. VREF_RAMP_BITSTEP Data Bit Values

VREF_RAMP_BITSTEP BINARY VALUE	RAMP UP (LSB increments)	RAMP DOWN (LSB decrements)
000 (default)	1	1
001	2	1
010	4	2
011	6	3
100	8	4
101	10	5
110	12	6
111	16	8

VREF_RAMP_BITSTEP sets the amount of voltage reference bits to ramp up and ramp down per VREF_RAMP_TIMESTEP time. During ramping, if the target step is less than or equal to the VREF_RAMP_BITSTEP setting, ramping reduces to a fine voltage step of 1 LSB per VREF_RAMP_TIMESTEP time until the target voltage has been reached. For the actual voltage change per LSB, refer to (D8h) VREF_COMMAND.

PAGE support is for outputs 0x00 through 0x03.

Product Folder Links: TPS65400

8.6.2.17 (F0h) SLOPE COMPENSATION

The SLOPE_COMPENSATION command modifies control loop compensation parameters to compensate for inductor ripple current harmonics from switching.

表 8-38. SLOPE_COMPENSATION Data Byte Contents

BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING
7:2	_	R	000000	_	_	_
		SLOPE_COMPENSATION R/W		00	45 mV/μs	
1:0	SLODE COMPENSATION		01	01	70 mV/μs	Slope
1.0	1:0 SLOPE_COMPENSATION			10	100 mV/μs	compensation
				11	145 mV/μs	

The default slope compensation will be adequate for most applications. The equivalent current slope compensation ramp on the inductor can be found by the following formula:

$$\Delta I_{L} = -G_{mps} \times SL_{comp} \quad (A/S)$$
 (7)

Where Gmps is the current sense gain of the peak current control to COMP voltage in Amps per Volt and SLcomp is the slope compensation voltage expressed in the table above.

Ideal slope compensation is achieved when:

$$\left|\Delta I_{L}\right| > \frac{V_{\text{out}}}{L}$$
 (8)

PAGE support is for outputs 0x00 through 0x03.

8.6.2.18 (F1h) ISENSE_GAIN

The ISENSE_GAIN command modifies the current sense G_{mps} of the feedback loop for the selected output. (F0h) SLOPE_COMPENSATION describes the equivalent current slope compensation ramp on the inductor.

表 8-39. ISENSE_GAIN Data Byte Contents, PAGE = 0x00, 0x01

	• •	_	•	•	,	
BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING
7:2	_	R	000000	_	_	_
1:0	ISENSE_GAIN	R/W	01	00	20 A/V	Current sense gain
				01	10 A/V	
				10	5 A/V	
				11	2.5 A/V	

表 8-40. ISENSE_GAIN Data Byte Contents, PAGE = 0x02, 0x03

BITS	NAME	READ / WRITE	DEFAULT VALUE	BINARY VALUE	VALUE	MEANING
7:2	_	R	000000	_	_	_
1:0	ISENSE_GAIN	R/W	01	00	10 A/V	Current sense gain
				01	5 A/V	
				10	2.5 A/V	
				11	1.25 A/V	

PAGE support is for outputs 0x00 through 0x03.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



8.6.2.19 (FCh) DEVICE_CODE

The DEVICE_CODE command returns a 2-byte read-only device code. For the TPS65400, this is 0x00FX, where 'X' is the revision/version number. This command has no PAGE support.

表 8-41. DEVICE CODE Data Word Contents

BITS	NAME	READ / WRITE	DEFAULT VALUE
15:4	DEVICE_CODE_ID	R	0x00F
3:0	DEVICE_CODE_REV	R	X

Product Folder Links: TPS65400



9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The TPS65400 PMU is designed to support the trend towards smaller space-constrained systems, which require high-efficiency to limit power dissipation in a closed environment. The TPS65400 is intended to provide a complete highly-efficiency power management solution in a small form factor while providing maximum control through the I²C bus and ease of use.

The TPS65400 can support input voltages from 4.5 to 18 V, allowing it to be used in systems powered from a single 5- or 12-V intermediate power bus. High system power conversion efficiency is achieved by providing a single-stage conversion from, for example, the 12-V input voltage to the high-current voltage rails required by the digital circuits.

The two buck regulators SW1 and SW2 can provide an output voltage in the range of 0.6 V to 90%Vin and up to 4-A peak continuous current.

The two buck regulators SW3 and SW4 can provide an output voltage in the range of 0.6 V to 90%Vin and up to 2-A peak continuous current. ^{2 3}

ESD using the human body model, which is a 100-pF capacitor discharged through a 1.5-k Ω resistor into each terminal.

³ Maximum sustainable DC current depends on ambient temperature and IC power dissipation (see #7.4)



9.2 Typical Applications

9.2.1 Internal Operation Typical Application




图 9-1. Typical Application Schematic

9.2.1.1 Design Requirements

表 9-1 lists PMBus commands to configure this device.

表 9-1. PMBus Commands Used for Internal Operation

COMMAND NAME	CODE	NAME	BITS	COMMENT
PAGE	00h	_	7:0	Selects output rail
STORE_DEFAULT_ALL	11h	_	_	Save settings as default
PIN CONFIG 00	D2h	PGOOD_PIN_CONFIG	6:2	Configure PGOOD pin to mask PGOOD4
FIN_CONFIG_00	DZII	ENABLE_PIN_CONFIG ⁽¹⁾	1:0	Active ENABLE (manufacturer default)
PIN_CONFIG_01	D3h	D3h SSPG_PIN_CONFIG		Set to PG for internal soft-start
SEQUENCE_CONFIG	D4h	START_PGOOD	0	Disable PGOOD dependence
SEQUENCE ORDER	D5h	START_ORDER	3:2	Start sequence order
SEQUENCE_ORDER	ווכט	STOP_ORDER	1:0	Stop sequence order
RESET_DELAY	DCh	RESET_DELAY(1)	2:0	Reset delay time
TON_TOFF_DELAY	DDh	TON_DELAY	5:3	Delay time before starting
	DDN	TOFF_DELAY	2:0	Delay time before stopping

Product Folder Links: TPS65400

表 9-1. PMBus Commands Used for Internal Operation (continued)

COMMAND NAME CODE		NAME	BITS	COMMENT
TON_TRANSITION_RATE	DEh	TON_RAMP_RATE	1:0	Internal soft-start ramping rate

(1) Only necessary if the defaults have been overwritten since device manufacture

To achieve the timing requirements shown in $\frac{1}{8}$ 9-1, an example configuration script is shown in $\frac{1}{8}$ 9-2.

表 9-2. Example Configuration Script for Internal Operation

COMMAND NAME	CODE	WRITE BYTE	COMMENT
PAGE	00h	0xFF	Selects all
PIN_CONFIG_00	D2h	0x1C	PGOOD pin is a function of PGOOD1 and PGOOD2 and PGOOD3
SEQUENCE_CONFIG	D4h	0x01	Disable PGOOD dependence
RESET_DELAY(1)	DCh	0x02	100-ms reset delay
PAGE	00h	0x00	Selects SW1
PIN_CONFIG_01	D3h	0x01	Configure SS1/PG1 pin to PG1 for internal soft-start
SEQUENCE_ORDER	D5h	0x08	First to Start, third to Stop
TON_TOFF_DELAY	DDh	0x04	0-ms turn-on delay 100-ms turn-off delay
TON_TRANSITION_RATE	DEh	TON_RAMP_RATE	Internal soft-start ramping rate
PAGE	00h	0x02	Selects SW3
PIN_CONFIG_01	D3h	0x01	Configure SS3/PG3 pin to PG3 for internal soft-start
SEQUENCE_ORDER	D5h	0x05	Second to start, second to stop
TON_TOFF_DELAY	DDh	0x23	100-ms turn-on delay 25-ms turn-off delay
TON_TRANSITION_RATE	DEh	TON_RAMP_RATE	Internal soft-start ramping rate
PAGE	00h	0x01	Selects SW2
PIN_CONFIG_01	D3h	0x01	Configure SS2/PG2 pin to PG2 for internal soft-start
SEQUENCE_ORDER	D5h	0x02	Third to start, first to stop
TON_TOFF_DELAY	DDh	0x23	100-ms turn-on delay 25-ms turn-off delay
TON_TRANSITION_RATE	DEh	TON_RAMP_RATE	Internal soft-start ramping rate
STORE_DEFAULT_ALL	11h	_	Save settings as default

(1) Only necessary if the defaults have been overwritten after device manufacture.

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Component Selection

9.2.1.2.1.1 Output Inductor Selection

方程式 9 gives the current ripple flowing in the inductor in CCM.

$$\Delta I_{L} = \frac{V_{out} \times \left(1 - \frac{V_{out}}{V_{in}}\right)}{L \times f_{sw}}$$
(9)

where

- Δ I_L is the current ripple in the inductor.
- V_{out} is the output voltage.
- V_{in} is the input voltage of the converter.
- L is the value of the inductor in henry.
- f_{SW} is the switching frequency of the converter.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

Typically, the value of L is chosen to have the ripple current be 0.1× to 0.3× the full-load current. Choose the inductor so that the saturation current is higher than the maximum expected current plus half the current ripple at maximum operating temperature.

9.2.1.2.1.2 Output Capacitor Selection

The output capacitor needs to be properly sized to reduce voltage ripple due to the switching action (ripple voltage) and to reduce output voltage swings during transient load currents. 方程式 10 gives the output voltage ripple.

$$\Delta V_{\text{out_ripple}} = \frac{\left(V_{\text{in}} - V_{\text{out}}\right) \times V_{\text{out}}}{8f_{\text{sw}}^2 \times C \times L \times V_{\text{in}}}$$
(10)

方程式 11 gives the voltage variation during output current transients.

$$\Delta V_{out_transient} = \frac{\Delta I_{out_transient}^2 \times L}{C_o \times V_{out}}$$
(11)

9.2.1.2.2 Internal Operation With Some Switchers Disabled

For applications where the internal settings for sequencing and soft-start are sufficient, all used output rails should have their enable terminals ENSWx tied high or floating and all unused output rails should have their enable pins ENSWx tied low for the default active ENABLE setting of ENABLE_PIN_CONFIG. This prevents the device from turning on an unused output by software default from an OPERATION ON request. This requirement extends to unpowered switchers; if a pair of switchers is unused, then both ENSWx pins must be tied low.


9.2.1.2.3 Internal Operation With All Switchers Enabled

For applications where all outputs rails will be used, it is sufficient to leave all enable terminals ENSWx disconnected and to set ENABLE_PIN_CONFIG to inactive.

9.2.1.2.4 Example Configuration

№ 9-2 shows an internal sequencing schematic example where only switchers 1 to 3 are used for a set of timing requirements. If the internal configuration and fault handling is sufficient, and provided that the user configures the chip through SDA/SCL before placing it on a target board, then it is not necessary for a supervisory and housekeeping host controller chip like a MCU or DSP to be connected to the TPS65400. In such a case, digital terminals PGOOD, SSx/ PG, SDA/SCL, I2CALERT, and CLK_OUT can be left unconnected with no pull-ups required, during normal operation. RST_N can be tied directly to VDDD (no pull-up required). I2CADDR can be tied directly to VDDD after programming. Control line CE can be left unconnected if the chip is constantly powered after VIN is provided.

Product Folder Links: TPS65400



PGOOD dependence disabled, switcher 4 disabled


图 9-2. Example Timing Diagram for Internal Sequencing


9.2.1.2.5 Unused Switchers

If the default setting active ENABLE of ENABLE_PIN_CONFIG is selected, ENSWx for unused switchers must always be tied low.




9.2.1.3 Application Curves





Submit Document Feedback








9.2.2 Current Sharing Typical Application

An example configuration is shown where both pairs of outputs are current shared. Soft-start time is configured externally with capacitors (this is the default setting) and ENABLE_PIN_CONFIG is set to single ENABLE.



Copyright © 2017, Texas Instruments Incorporated

图 9-11. Current Sharing Schematic

Submit Document Feedback

9.2.2.1 Design Requirements

表 9-3 lists PMBus commands to configure this device.

表 9-3. PMBus Commands Used for Current Sharing With Single-Pin Enable⁽¹⁾

COMMAND NAME	CODE	NAME	BITS	COMMENT
PAGE	00h	_	7:0	Selects output rail
STORE_DEFAULT_ALL	11h	_	_	Save settings as default
PIN_CONFIG_00	D2h	PGOOD_PIN_CONFIG ⁽¹⁾	6:2	PGOOD pin and of all PGOOD (manufacturer default)
	DZII	ENABLE_PIN_CONFIG	1:0	Single ENABLE
PIN_CONFIG_01	D3h	SSPG_PIN_CONFIG ⁽¹⁾	0	Set to SSx for external soft-start (manufacturer default)
SEQUENCE_CONFIG	D4h	START_PGOOD(1)	0	Enable PGOOD dependence (manufacturer default)
SEQUENCE ORDER	D5h	START_ORDER	3:2	Start sequence order
SEQUENCE_ORDER	DJII	STOP_ORDER	1:0	Stop sequence order
TON_TOFF_DELAY	DDh	TON_DELAY	5:3	Delay time before starting
	ווטט	TOFF_DELAY	2:0	Delay time before stopping

⁽¹⁾ Only necessary if the defaults have been overwritten since device manufacture.

To achieve the timing requirements shown in 表 9-3, see the example configuration script in 表 9-4.

表 9-4. Example Configuration Script for Current Sharing With Single-Pin Enable

COMMAND NAME	CODE	WRITE BYTE	COMMENT
PAGE	00h		Selects all
PIN_CONFIG_00	D2h		Single ENABLE
SEQUENCE_CONFIG(1)	D4h		Enable PGOOD dependence (manufacturer default)
PAGE	00h		Selects SW1 to SW2 pair
PIN_CONFIG_01 ⁽¹⁾	D3h		Configure SS1/PG1 pin to SS1 for external soft-start (manufacturer default)
SEQUENCE_ORDER	D5h	0x04	First to start, second to stop
TON_TOFF_DELAY	DDh	0x24	100-ms turn-on delay 100-ms turn-off delay
PAGE	00h	0x02	Selects SW3 to SW4 pair
PIN_CONFIG_01 ⁽¹⁾	D3h	0x00	Configure SS2/PG2 pin to SS2 for external soft-start (manufacturer default)
SEQUENCE_ORDER	D5h	0x01	Second to start, first to stop
TON_TOFF_DELAY	DDh	0x23	100-ms turn-on delay 25-ms turn-off delay
STORE_DEFAULT_ALL	11h	_	Save settings as default


⁽¹⁾ Only necessary if the defaults have been overwritten since device manufacture.

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 Current Sharing Timing Example

8 9-12 shows an example configuration in which both the SW1-SW2 pair and SW3-SW4 pair are current shared. The enable pin of the slave converter can either follow the master converter or be floating. For the PGOOD pin, the slave PGOOD follows the master PGOOD. Due to internal pull-ups to VDDD on ENSWx lines, the user has an option to control ENSWx if an always on condition is desired.






A. External soft-start, single ENABLE

图 9-12. Example Timing Diagram for Current Sharing With Single-Pin Enable

9.2.3 External Sequencing Application



A. Sequencing through $\overline{\text{VOUT}}$

图 9-13. External Sequencing Schematic, VOUT > VEN



9.2.3.1 Design Requirements

表 9-5 and 表 9-6 list PMBus commands to configure this device.

表 9-5. PMBus Commands Used for External Sequencing through VOUT

COMMAND NAME	CODE	NAME	BITS	COMMENT
PAGE	00h	_	7:0	Selects output rail
STORE_DEFAULT_ALL	11h	_	_	Save settings as default
PIN CONFIG 00	D2h	PGOOD_PIN_CONFIG ⁽¹⁾	6:2	PGOOD pin and of all PGOOD (manufacturer default)
FIN_CONFIG_00	DZII	ENABLE_PIN_CONFIG ⁽¹⁾	1:0	Active ENABLE (manufacturer default)
PIN_CONFIG_01	D3h	SSPG_PIN_CONFIG ⁽¹⁾	0	Set to SSx for external soft-start (manufacturer default)
TON TOFF DELAY	DDh	TON_DELAY	5:3	Delay time before starting
TON_TOFF_DELAT	ווטט	TOFF_DELAY(1)	2:0	Delay time before stopping
RESET_DELAY	DCh	RESET_DELAY(1)	2:0	Reset delay time

⁽¹⁾ Only necessary if the defaults have been overwritten since device manufacture.

To achieve the timing requirements shown in $\frac{1}{8}$ 9-5, see $\frac{1}{8}$ 9-6 for an example configuration script.

表 9-6. Example Configuration Script for External Sequencing through VOUT

COMMAND NAME	CODE	WRITE BYTE	COMMENT
PAGE	00h	0xFF	Selects all
PIN_CONFIG_00 ⁽¹⁾	D2h	0x3C	Active ENABLE (manufacturer default)
RESET_DELAY(1)	DCh	0x02	100-ms reset delay
PAGE	00h	0x00	Selects SW1
PIN_CONFIG_01 ⁽¹⁾	D3h	0x00	Configure SS1/PG1 pin to SS1 for external soft-start
TON_TOFF_DELAY	DDh	0x20	100-ms turn-on delay 0-ms turn-off delay
PAGE	00h	0x01	Selects SW2
PIN_CONFIG_01 ⁽¹⁾	D3h	0x00	Configure SS2/PG2 pin to SS2 for external soft-start
TON_TOFF_DELAY	DDh	0x20	100-ms turn-on delay 0-ms turn-off delay
PAGE	00h	0x02	Selects SW3
PIN_CONFIG_01 ⁽¹⁾	D3h	0x00	Configure SS3/PG3 pin to SS3 for external soft-start
TON_TOFF_DELAY	DDh	0x20	100-ms turn-on delay 0-ms turn-off delay
PAGE	00h	0x03	Selects SW4
PIN_CONFIG_01 ⁽¹⁾	D3h	0x00	Configure SS4/PG4 pin to SS4 for external soft-start
TON_TOFF_DELAY	DDh	0x20	100-ms turn-on delay 0-ms turn-off delay
STORE_DEFAULT_ALL	11h	_	Save settings as default

9.2.3.2 Detailed Design Procedure

9.2.3.2.1 External Sequencing Through PG Pins

In an application where the programmable soft-start ramping rate is sufficient and where stop sequencing is not required, it is possible to wire Power Good pins (global PGOOD, \overline{PG}) to enable pins (ENSWx) according to the desired start sequence. This is useful in cases where multiple PMUs are configured and the \overline{PG} or global PGOOD output of one PMU is required to turn on an output of another PMU.

9.2.3.2.2 External Sequencing Through SW

In an application where output voltages exceed the threshold voltage of the enable pins ENSWx, it is possible to wire a properly divided VOUT directly to the enable pins according to the desired start sequence.

Product Folder Links: TPS65400

9.2.3.2.3 Example Configuration




图 9-14. Example Timing Diagram for External Sequencing Through VOUT

备注

Only necessary if the defaults have been overwritten since device manufacture.



10 Power Supply Recommendations

This device is designed to operate from an input voltage supply range between 4.5 and 18 V. This input power supply should be well regulated. If the input supply is located more than a few inches from the TPS65400 converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47 $\,\mu$ F is a typical choice.

Product Folder Links: TPS65400

11 Layout

11.1 Layout Guidelines

Layout is a critical portion of high-current multi-channel DC-DC. Follow these guidelines for layout. See 节 11.2 for a PCB layout example.


- Place VOUT and SW on the top layer and an inner power plane for VIN.
- Also on the top layer, fit connections for the remaining pins of TPS65400 and a large top-side area filled with ground.
- Connect the top layer ground area to the internal ground layer or layers using vias at the input bypass capacitor, the output filter capacitor, and directly under the TPS65400 device to provide a thermal path from the power pad to ground.
- Tie the AGND pin directly to the power pad under the IC.
- For operation at full-rated load, the top-side ground area together with the internal ground plane must provide adequate heat dissipating area.
- Several signals paths conduct fast-changing currents or voltages that can interact with stray inductance or
 parasitic capacitance to generate noise or degrade the power supplies' performance. To help eliminate these
 problems, bypass the VIN pin to ground with a low-ESR ceramic bypass capacitor with X5R or X7R dielectric.
 Take care to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the
 ground connections. Because the SW connection is the switching node, the output inductor should be located
 close to the SW pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the VIND input bypass capacitor. Try to minimize this conductor length while maintaining adequate width.
- The compensation should be as close as possible to the COMP pins. The COMP and ROSC pins are sensitive to noise so the components associated to these pins should be located as close as possible to the IC and routed with minimal lengths of trace.
- The VFB node is a high-impedance analog node which is easier to pick noise on board. Keep FB node trace as short as possible.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



11.2 Layout Example



- Connect to VIN
- O o Connect to Ground

图 11-1. Layout Schematic

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

• PMBus Power System Management Protocol Specification Part I - General Requirements, Transport and Electrical Interface, Revision 1.2, dated 6 September 2010, published by the Power Management Bus Implementers Forum (http://pmbus.org/Specifications).

12.1.2 Related Parts

PART NUMBER	DESCRIPTION	COMMENTS
TPS65262	4.5- to 18-V, triple buck with dual adjustable LDOs	Triple buck 3-A/1-A/1-A output current, dual LDOs 100-mA/ 200-mA output current, automatic power sequencing
TPS65263	4.5- to 18-V, triple buck with I ² C interface	Triple buck 3-A/2-A/2-A output current, I ² C-controlled dynamic voltage scaling (DVS)
TPS65651-1/2/3	4.5- to 18-V, triple buck with different PGOOD deglitch time	Triple buck 3-A/2-A/2-A output current, support 1-s, 32-ms, and 256-ms PGOOD deglitch time, adjustable current limit setting by external resistor
TPS65287	4.5- to 18-V, triple buck with power switch and push- button control	Triple buck 3-A/2-A/2-A output current, up to 2.1-A USB power with overcurrent setting by external resistor, push-button control for intelligent system power-on/power-off operation
TPS65288	4.5- to 18-V, triple buck with dual power switches	Triple buck 3-A/2-A/2-A output current, 2 USB power switches current limiting at typical 1.2 A (0.8/1/1.4/1.6/1.8/2/2.2 A available with manufacture trim options)

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12.4 Trademarks

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 16-Mar-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65400RGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS65400	Samples
TPS65400RGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS65400	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 16-Mar-2022

OTHER QUALIFIED VERSIONS OF TPS65400:

Automotive: TPS65400-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com 17-Mar-2022

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65400RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
TPS65400RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

www.ti.com 17-Mar-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65400RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
TPS65400RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司