







TPS631010, TPS631011

ZHCSPG6A - DECEMBER 2022 - REVISED AUGUST 2023

# TPS631010 和 TPS631011 采用小型 Wafer Chip Scale Package 并具有 1.5A 输出电 流的降压/升压转换器

## 1 特性

- 1.6V 至 5.5V 输入电压范围
  - 器件启动时输入电压大于 1.65V
- 1.2V至5.5V输出电压范围(可调节)
  - PFM 模式支持 1.0V VOUT
- 高输出电流能力, 3A 峰值开关电流
  - V<sub>IN</sub> ≥ 3V、V<sub>OUT</sub> = 3.3V 时,输出电流为 2A
  - V<sub>IN</sub> ≥ 2.7V、V<sub>OUT</sub> = 3.3V 时,输出电流为 1.5A
- 有源输出放电(仅 TPS631011)
- 在整个负载范围内具有高效率
  - 8µA 静态电流(典型值)
  - 可配置的自动节电模式和强制 PWM 模式
- 峰值电流降压/升压模式架构
  - 无缝模式转换
  - 正向和反向电流运行
  - 启动至预偏置输出
  - 固定频率运行, 2MHz 开关频率
- 安全、可靠运行的特性
  - 过流保护和短路保护
  - 采用有源斜坡的集成软启动
  - 过热保护和过压保护
  - 带负载断开功能的真正关断功能
  - 正向和反向电流限制
- 小解决方案尺寸
  - 小型 1µH 电感器
  - 1.803mm × 0.905mm WCSP 封装

# 典型应用

# 2 应用

- **TWS**
- 系统前置稳压器 (智能手机、平板电脑、终端、远 程信息处理)
- 负载点调节(有线传感器、端口/电缆适配器和加密
- 指纹、摄像头传感器(电子智能锁、IP 网络摄像
- 稳压器(数据通信、光学模块、制冷/加热)

#### 3 说明

TPS631010 和 TPS631011 是采用微型 Wafer Chip Scale Package 的恒定频率峰值电流模式控制降压/升 压转换器。这两款器件具有 3A 的典型峰值电流限制和 1.6V 至 5.5V 的输入电压范围,可提供适用于系统前置 稳压器和电压稳定器的电源解决方案。


根据输入电压的不同,当输入电压近似等于输出电压 时, TPS631010 和 TPS631011 会自动以升压、降压 或 3 周期降压/升压模式运行。模式切换采用定义的占 空比进行,避免了不必要的模式内切换,从而减少输出 电压纹波。8μA 静态电流和省电模式可在轻负载甚至 空载条件下实现超高效率。

这些器件采用 WCSP 封装,具有超小解决方案尺寸。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
TPS631010	WCSP	1.803mm × 0.905mm
TPS631011	WCSF	1.80311111 ^ 0.90311111

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



效率与输出电流间的关系 (Vout = 3.3V)



# **Table of Contents**

1 特性	1	8.4 Device Functional Modes	<mark>11</mark>
2 应用		9 Application and Implementation	12
		9.1 Application Information	12
4 Revision History		9.2 Typical Application	12
5 Device Comparison Table		9.3 Power Supply Recommendations	19
6 Pin Configuration and Functions		9.4 Layout	19
7 Specifications		10 Device and Documentation Support	<mark>2</mark> 1
7.1 Absolute Maximum Ratings		10.1 Device Support	<mark>2</mark> 1
7.2 ESD Rating		10.2 接收文档更新通知	21
7.3 Recommended Operating Conditions		10.3 支持资源	21
7.4 Thermal Information		10.4 Trademarks	
7.5 Electrical Characteristics		10.5 静电放电警告	21
8 Detailed Description		10.6 术语表	
8.1 Overview		11 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	22
8.3 Feature Description			
•			

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

С	hanges from Revision * (December 2022) to Revision A (August 2023)			
•	TPS631011 初始发行版	· · · · · · · · · · · · · · · · · · ·		
	Updated Input voltage for less than 10 ns spec from -0.3 V min to -2 V min			
•	Added Thermal shutdown threshold temperature and hysteresis specification to the PROTECTION			
	FEATURES	6		




# **5 Device Comparison Table**

PART NUMBER	Output Discharge
TPS631010	No
TPS631011	YES



# **6 Pin Configuration and Functions**






图 6-1. 8-Pin YBG WCSP Package (Top View)

表 6-1. Pin Functions

PIN		I/O <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	I/O(1)	DESCRIPTION	
VIN	A1	PWR	Supply input voltage	
EN	A2	I	Device enable. Set High to enable and Low to disable. It must not be left floating.	
LX1	B1	PWR	Inductor switching node of the buck stage	
MODE	B2	I	PFM/PWM selection. Set Low for power save mode, set High for forced PWM. It must not be left floating.	
LX2	C1	PWR	Inductor switching node of the boost stage	
GND	C2	PWR	Power ground	
VOUT	D1	PWR	Power stage output	
FB	D2	I	Voltage feedback. Sensing pin	

(1) PWR = power, I = input



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V	Input voltage (VIN, LX1, LX2, VOUT, EN, FB, MODE)(2)	- 0.3	6.0	V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Input voltage for less than 10 ns (LX1, LX2) <sup>(2)</sup>	- 2.0	7.0	V
TJ	Operating junction temperature	- 40	150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 7.2 ESD Rating

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JS-002 <sup>(2)</sup>	± 500	"

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating junction temperature (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VI	Supply voltage		1.6		5.5	V
Vo	Output voltage		1.2		5.5	V
Cı	Effective Input capacitance	V <sub>I</sub> = 1.6 V to 5.5 V	4.2			μF
Co	Effective Output capacitance	1.2 V $\leq$ V <sub>O</sub> $\leq$ 3.6 V, nominal value at V <sub>O</sub> = 3.3 V	10.4	16.9	330	μF
00		$3.6 \text{ V} < \text{V}_{\text{O}} \leqslant 5.5 \text{ V}$ , nominal value at $\text{V}_{\text{O}}$ = 5 V	7.95	10.6	330	μF
L	Effective Inductance		0.7	1	1.3	μΗ
T <sub>J</sub>	Operating junction temperature range		- 40		125	°C

#### 7.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

		TPS631010 TPS631011	
	THERMAL METRIC	YBG(WCSP)	UNIT
		8 pins	
R <sub>⊕JA</sub>	Junction-to-ambient thermal resistance	84	°C/W
R <sub>⊕ JC(top)</sub>	Junction-to-case (top) thermal resistance	0.7	°C/W
R <sub>⊕JB</sub>	Junction-to-board thermal resistance	43.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	43.7	°C/W
R <sub>⊕ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(2)</sup> All voltage values are with respect to network ground terminal, unless otherwise noted.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.5 Electrical Characteristics

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted). Typical values are at  $V_1 = 3.8 \text{ V}$ ,  $V_2 = 3.3 \text{ V}$  and  $T_3 = 25 \text{ C}$  (unless otherwise noted).

	re at $V_1 = 3.8 \text{ V}$ , $V_O = 3.3 \text{ V}$ and $T_J = 25^{\circ}\text{C}$ (unless otherwise noted).  PARAMETER  TEST CONDITIONS  MIN TYP MAX UNIT							
SUPPLY								
	Shutdown current into VIN		V <sub>I</sub> = 3.8 V, V <sub>(EN)</sub> = 0 V	T <sub>J</sub> = 25°C		0.5	0.9	μ <b>A</b>
I <sub>SD</sub>			. ,					
l <sub>Q</sub>	Quiescent current into VIN		$V_1 = 2.2 \text{ V}, V_0 = 3.3 \text{ V}, V_{(i)}$	, -		0.15	6.1	μA
IQ	Quiescent current into VOUT		$V_1 = 2.2 \text{ V}, V_0 = 3.3 \text{ V}, V_{(i)}$	$E_{\rm N)} = 2.2 \text{ V}, \text{ no switching}$		8		μА
V <sub>IT+</sub>	Positive-going UVLO thresho				1.5	1.55	1.599	V
V <sub>IT</sub> -	Negative-going UVLO thresh		During start-up		1.4	1.45	1.499	V
V <sub>hys</sub>	UVLO threshold voltage hyst				99			mV
V <sub>I(POR)T+</sub>	Positive-going POR threshold		maximum of V <sub>I</sub> or V <sub>O</sub>		1.25	1.45	1.65	V
V <sub>I(POR)T-</sub>	Negative-going POR thresho	ld voltage <sup>(1)</sup>			1.22	1.43	1.6	V
I/O SIGNAL	_S							
V <sub>T+</sub>	Positive-going threshold voltage	EN, MODE			0.77	0.98	1.2	V
V <sub>T-</sub>	Negative-going threshold voltage	EN, MODE			0.5	0.66	0.76	٧
$V_{hys}$	Hysteresis voltage	EN, MODE				300		mV
I <sub>IH</sub>	High-level input current	EN, MODE	V <sub>(EN)</sub> = V <sub>(MODE)</sub> = 1.5 V, no pullup resistor			±0.01	±0.25	μΑ
I <sub>IL</sub>	Low-level input current	EN, MODE	$V_{(EN)} = V_{(MODE)} = 0 V,$			±0.01	±0.1	μA
	Input bias current	EN, MODE	V <sub>(EN)</sub> = 5.5 V			±0.01	±0.3	μA
POWER SV	WITCH	1						
		Q1				45		mΩ
	On-state resistance	Q2	V <sub>I</sub> = 3.8 V, V <sub>O</sub> = 3.3 V, test current = 0.2 A			50		mΩ
r <sub>DS(on)</sub>		Q3				50		mΩ
		Q4	1			85		mΩ
CURRENT	LIMIT							
				Output sourcing current	2.6	3	3.35	Α
$I_{L(PEAK)}$	Switch peak current limit (2)	Q1	V <sub>O</sub> = 3.3 V	Output sinking current, V <sub>I</sub> = 3.3 V	- 0.7	- 0.55	- 0.45	А
	PFM mode entry threshold (p	eak) current	I <sub>O</sub> falling			145		mA
OUTPUT	I		1					
I <sub>DIS</sub>	TPS631011 Output discharge	e current	EN = LOW, V <sub>I</sub> = 2.2V V <sub>O</sub>	= 3.3V		- 67		mA
	[FEEDBACK PIN]							
V <sub>FB</sub>	Reference voltage on feedba	ck pin			495	500	505	mV
	ON FEATURES	•	I				•	
V <sub>T+(OVP)</sub>	Positive-going OVP threshold voltage	t			5.55	5.75	5.95	V
V <sub>T+(IVP)</sub>	Positive-going IVP threshold voltage				5.55	5.75	5.95	V
T <sub>SD_R</sub>	Thermal shutdown threshold temperature		T <sub>J</sub> rising			160		°C
T <sub>SD HYS</sub>	Thermal shutdown hysteresis		-			25		°C
	RAMETERS							
t <sub>d(EN)</sub>	Delay between a rising edge and the start of the output vo					0.87	1.5	ms
t <sub>d(ramp)</sub>	Soft-start ramp time	- 1			6.42	7.55	8.68	ms
f <sub>SW</sub>	Switching frequency				1.8	2	2.2	MHz
-344					1.5		2.2	12

<sup>(1)</sup> The POR (Power On Reset) threshold is the minimum supply of the internal VMAX block that allows the device to operate




 Current limit production test are performed under DC conditions. The current limit in operation is somewhat higher and depending on propagation delay and the applied external components

# 8 Detailed Description

#### 8.1 Overview

The TPS631010 and TPS631011 are constant frequency peak current mode control buck-boost converters. The converters use a fixed-frequency topology with approximately 2-MHz switching frequency. The modulation scheme has three clearly defined operation modes where the converters enter with defined thresholds over the full operation range of  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ . The maximum output current is determined by the Q1 peak current limit, which is typically 3 A.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Undervoltage Lockout (UVLO)

The input voltage of the VIN pin is continuously monitored if the device is not in shutdown mode. UVLO only stops or starts the converter operation. The UVLO does not impact the core logic of the device. UVLO avoids a brownout of the device during device operation. In case the supply voltage on the VIN pin is lower than the negative-going threshold of UVLO, the converter stops its operation. To avoid a false disturbance of the power conversion, the UVLO falling threshold logic signal is digitally de-glitched.

If the supply voltage on the VIN pin recovers to be higher than the UVLO rising threshold, the converter returns to operation. In this case, the soft-start procedure restarts faster than under start-up without a pre-biased output.

#### 8.3.2 Enable and Soft Start




图 8-1. Typical Soft-Start Behavior

When the input voltage is above the UVLO rising threshold and the EN pin is pulled to a voltage above 1.2 V, the TPS631010 and TPS631011 are enabled and start up after a short delay time,  $t_{d(EN)}$ .

The devices have an inductor peak current clamp to limit the inrush current during start-up. When the minimum current clamp ( $I_{L(lim\_SS)}$ ) is lower than the current that is necessary to follow the voltage ramp, the current automatically increases to follow the voltage ramp. The minimum current limit ensures as fast as possible soft start if the capacitance is chosen lower than what the ramp time  $t_{d(RAMP)}$  was selected for.

In a typical start-up case as shown in 3 8-1 (low output load, typical output capacitance), the minimum current clamp limits the inrush current and charges the output capacitor. The output voltage then rises faster than the reference voltage ramp (see phase A in 3 8-1). To avoid an output overshoot, the current clamp is deactivated when the output is close to the target voltage and follows the reference voltage ramp slew value given by the voltage ramp, which is finishing the start up (see phase B in 3 8-1). The transition from the minimum current clamp operation is sensed by using the threshold  $V_{T+(UVP)}$ , which is typically 90% of the target output voltage. After phase B, the output voltage is well regulated to the nominal target voltage. The current waveform depends on the output load and operation mode.

#### 8.3.3 Adjustable Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is given by  $V_{FB}$ . The recommended low-side resistor R2 (between FB and GND) is below 100 k $\Omega$ . The high-side resistor R1 (between FB and VOUT) is calculated by 方程式 1.

$$R1 = R2 \times (V_{OUT} / V_{FB} - 1)$$
 (1)

The typical V<sub>FB</sub> voltage is 0.5 V.

#### 8.3.4 Mode Selection (PFM/FPWM)

The mode pin is a digital input to enable PFM/FPWM.

When the MODE pin is connected to logic low, the device works in auto PFM mode. The device features a power save mode to maintain the highest efficiency over the full operating output current range. PFM automatically changes the converter operation from CCM to pulse frequency modulation.

When the MODE pin is connected to logic high, the device works in forced PWM mode, regardless of the output current, to achieve minimum output ripple.

#### 8.3.5 Output Discharge

TPS631011 provides an active pull down current(67mA typ) to quickly discharge output when the EN is logic low. With this function, the VOUT is connected to ground through internal circuitry, preventing the output from "floating" or entering into an undetermined state. The output discharge function makes the power on and off sequencing smooth. Pay attention to the output discharge function if use this device in applications such as power multiplexing, because the output discharge circuitry creates a constant current path between the multiplexer output and the ground.

#### 8.3.6 Reverse Current Operation

The device can support reverse current operation (the current flows from VOUT pin to VIN pin) in FPWM mode. If the output feedback voltage on the FB pin is higher than the reference voltage, the converter regulation forces a current into the input capacitor. The reverse current operation is independent of the  $V_{IN}$  voltage or  $V_{OUT}$  voltage ratio, hence it is possible on all device operation modes boost, buck, or buck-boost.

#### 8.3.7 Protection Features

The following sections describe the protection features of the device.

#### 8.3.7.1 Input Overvoltage Protection

The TPS631010 and TPS631011 have input overvoltage protection which avoids any damage to the device in case the current flows from the output to the input and the input source cannot sink current (for example, a diode in the supply path).

If forced PWM mode is active, the current can go negative until it reaches the sink current limit. Once the input voltage threshold,  $V_{T+(IVP)}$ , is reached on the VIN pin, the protection disables forced PWM mode and only allows current to flow from VIN to VOUT. After the input voltage drops under the input voltage protection threshold, forced PWM mode can be activated again.

#### 8.3.7.2 Output Overvoltage Protection

The devices have the output overvoltage protection which avoids any damage to the device in case the external feedback pin is not working properly.

If the output voltage threshold  $V_{T+(OVP)}$  is reach on the VOUT pin, the protection disables converter power stage and enters a high impedance at the switch nodes.

#### 8.3.7.3 Short Circuit Protection

The device features peak current limit performance at short circuit protection. 

8 8-2 shows a typical device behavior of an short/overload event of the short circuit protection.




图 8-2. Typical Device Behavior During Short Circuit Protection

### 8.3.7.4 Thermal Shutdown

To avoid thermal damage of the device, the temperature of the die is monitored. The device stops operation once the sensed temperature rises over the thermal threshold. After the temperature drops below the thermal shutdown hysteresis, the converter returns to normal operation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



#### 8.4 Device Functional Modes

The device has two functional modes: off and on. The device enters the on mode when the voltage on the VIN pin is higher than the UVLO threshold and a high logic level is applied to the EN pin. The device enters the off mode when the voltage on the VIN pin is lower than the UVLO threshold or a low logic level is applied to the EN pin.




图 8-3. Device Functional Modes

# 9 Application and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The TPS631010 and TPS631011 are a high-efficiency, low-quiescent current, buck-boost converters. The device is suitable for applications needing a regulated output voltage from an input supply that can be higher or lower than the output voltage.

## 9.2 Typical Application




图 9-1. 3.3-V<sub>OUT</sub> Typical Application

#### 9.2.1 Design Requirements

The design parameters are listed in 表 9-1.

表 9-1. Design Parameters

lacksquare					
PARAMETERS	VALUES				
Input voltage	2.7 V to 4.3 V				
Output voltage	3.3 V				
Output current	1.5 A				

#### 9.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, Recommended Operating Conditions outlines minimum and maximum values for inductance and capacitance. Pay attention to the tolerance and derating when selecting nominal inductance and capacitance.

#### 9.2.2.1 Inductor Selection

The inductor selection is affected by several parameters such as the following:

· Inductor ripple current

www.ti.com.cn

- Output voltage ripple
- · Transition point into power save mode
- Efficiency

See 表 9-2 for typical inductors.

For high efficiencies, the inductor with a low DC resistance is needed to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. Core losses need to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady state operation is calculated using 5  $\pm 3$ . Only the equation that defines the switch current in boost mode is shown because this provides the highest value of current and represents the critical current value for selecting the right inductor.

Duty Cycle Boost 
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
 (2)

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L}$$
(3)

#### where:

- D = duty cycle in boost mode
- *f* = converter switching frequency (typical 2 MHz)
- L = inductor value
- $\eta$  = estimated converter efficiency (use the number from the efficiency curves or 0.9 as an assumption)

#### 备注

The calculation must be done for the minimum input voltage in boost mode.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to choose an inductor with a saturation current 20% higher than the value calculated using 5 Region 23. Possible inductors are listed in 8 9-2.

表 9-2	List	of	<b>Recommended Inductors</b>
1 J-L	LIJL	vı	recommended made to 3

INDUCTOR VALUE [µH]	SATURATION CURRENT [A]	DCR [mΩ]	PART NUMBER	MANUFACTURER <sup>(1)</sup>	SIZE (L × W × H mm)	
1	4.3	42	DFE252012P-1R0M=P2	MuRata	2.5 × 2.0 × 1.2	
1	4.2	43	HTEK20161T-1R0MSR	Cyntec	2.0 × 1.6 × 1.0	
1	2.2	75	MAKK2016T1R0M <sup>(2)</sup>	Taiyo Yuden	2.0 × 1.6 × 1.0	
1	2.0	144	DFE18SAN1R0ME0 (2)	Murata	1.6 × 0.8 × 0.8	

- (1) See the Third-Party Products Disclaimer.
- (2) This inductor does not support full output current range.

#### 9.2.2.2 Output Capacitor Selection

For the output capacitor, use small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC. The recommended toal nominal output capacitor value is 47  $\mu$ F. If, for any reason, the application requires the use of large capacitors that cannot be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor, and place the small capacitor as close as possible to the VOUT and PGND pins of the IC.

It is important that the effective capacitance is given according to the recommended value in Recommended Operating Conditions. In general, consider DC bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a tradeoff between size and transient behavior as higher capacitance reduces transient response over/undershoot and increases transient response time. Possible output capacitors are listed in  $\frac{1}{2}$  9-3.

表 9-3. List of Recommended Capacitors

CAPACITOR VALUE [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER <sup>(1)</sup>	SIZE (METRIC)
47	6.3	10	GRM219R60J476ME44	Murata	0805 (2012)
47	10	40	CL10A476MQ8QRN	Semco	0603 (1608)

<sup>(1)</sup> See the Third-Party Products Disclaimer.

#### 9.2.2.3 Input Capacitor Selection

A 22- $\mu$ F input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended. If the input supply is located more than a few inches from the converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47  $\mu$ F is a typical choice.

表 9-4. List of Recommended Capacitors

CAPACITOR VALUE [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER <sup>(1)</sup>	SIZE (METRIC)	
22	6.3	43	GRM187R61A226ME15	Murata	0603 (1608)	
10	10	40	GRM188R61A106ME69	Murata	0603 (1608)	

<sup>(1)</sup> See the Third-Party Products Disclaimer.

#### 9.2.2.4 Setting the Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is 500 mV nominal.

Keep the low-side resistor R2 (between FB and GND) below 100 k $\Omega$ . The high-side resistor (between FB and VOUT) R1 is calculated with 方程式 4.

Product Folder Links: TPS631010 TPS631011

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$
 (4)

### where


• V<sub>FB</sub> = 500 mV

# 表 9-5. Resistor Selection For Typical Output Voltages

V <sub>OUT</sub>	R1	R2
2.5 V	365K	91K
3.3 V	511K	91K
3.6 V	562K	91K
5 V	806K	91K




#### 9.2.3 Application Curves

















表 9-6. Components for Application Characteristic Curves for  $V_{OUT}$  = 3.3 V

REFERENCE	DESCRIPTION <sup>(2)</sup>	PART NUMBER	MANUFACTURER <sup>(1)</sup>
U1	High Power Density 1.5 A Buck-Boost Converter	TPS631010 or TPS631011	Texas Instruments
L1	1.0 $\mu$ H, 2.5 mm x 2.0 mm, 4.3 A, 42 m $^{\Omega}$	DFE252012P-1R0M=P2	MuRata
C1	22 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM187R61A226ME15	Murata
C2	47 μF, 0805, Ceramic Capacitor, ±20%, 6.3 V	GRM219R60J476ME44	Murata
R1	511 k $\Omega$ , 0603 Resistor, 1%, 100 mW	Standard	Standard
R2	91 k $\Omega$ , 0603 Resistor, 1%, 100 mW	Standard	Standard

- (1) See the Third-Party Products Disclaimer.
- (2) For other output voltages, refer to 表 9-5 for resistor values.

#### 9.3 Power Supply Recommendations

The TPS631010 and TPS631011 have no special requirements for its input power supply. The input power supply output current needs to be rated according to the supply voltage, output voltage, and output current.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the device.

Place input and output capacitors as close as possible to the IC. Traces need to be kept short. Route wide
and direct traces to the input and output capacitors results in low trace resistance and low parasitic
inductance.



• The sense trace connected to FB is signal trace. Keep these traces away from L1 and L2 nodes.

# 9.4.2 Layout Example




图 9-24. Layout Example

# 10 Device and Documentation Support

# 10.1 Device Support

#### 10.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 10.1.2 Development Support

#### 10.1.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS631010 and TPS631011 with the WEBENCH® Power Designer.

- 1. Start by entering your V<sub>IN</sub>, V<sub>OUT</sub> and I<sub>OUT</sub> requirements.
- 2. Optimize your design for key parameters like efficiency, footprint or cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you can:
  - Run electrical simulations to see important waveforms and circuit performance,
  - · Run thermal simulations to understand the thermal performance of your board,
  - Export your customized schematic and layout into popular CAD formats,
  - · Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

# 10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 10.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 10.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 11-Sep-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS631010YBGR	ACTIVE	DSBGA	YBG	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1NS	Samples
TPS631011YBGR	ACTIVE	DSBGA	YBG	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1OM	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Sep-2023



DIE SIZE BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司