







TPS62810M, TPS62811M, TPS62812M, TPS62813M

ZHCSNK8 - MARCH 2021

TPS6281xM 扩展温度范围、2.75V 至 6V 可调频率降压直流/直流转换器

1 特性

提供功能安全

- 可帮助进行功能安全系统设计的文档

工作结温范围:-55°C 至+150°C 输入电压范围: 2.75V 至 6V

1A、2A、3A和4A系列转换器

• 静态电流:15µA(典型值)

• 输出电压范围为 0.6V 至 5.5V

输出电压精度为 ±1% (FPWM 运行)

可调软启动

• 在 -55°C 下启动

• 强制 PWM 或 PWM 和 PFM 操作

• 可调开关频率为 1.8MHz 至 4MHz

精密使能输入可实现

- 用户定义的欠压锁定

- 准确排序

100% 占空比模式

有源输出放电

• 扩频时钟 - 可选

具有窗口比较器的电源正常输出

具有可湿性侧面封装

2 应用

- 飞行器电源
- 国防无线电
- 导引头前端
- 机载娱乐系统
- 铁路运输

3 说明


TPS6281xM 是引脚对引脚 1A、2A、3A 和 4A 同步降 压直流/直流转换器系列器件。所有器件都具有高效率 且易于使用。该系列器件基于峰值电流模式控制拓扑。 低阻开关可在高温环境下支持高达 4A 的持续输出电 流。用户可通过外部方式在 1.8MHz 至 4MHz 范围内 调节开关频率,亦可在该频率范围内将其同步至外部时 钟。该器件可在轻负载时自动进入节能模式 (PSM), 从而可在整个负载范围内保持高效率。该器件可在 PWM 模式下提供 1% 的输出电压精度,这有助于实现 具有高输出电压精度的电源设计。通过 SS/TR 引脚, 用户可设置启动时间或跟踪向外部源提供的输出电压, 从而实现不同电源轨的外部定序和限制启动期间的浪涌


TPS6281xM 器件采用具有可湿性侧面的 2mm x 3mm VQFN 封装。

器件信息

| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸(标称值) |
|-----------|-------------------|------------------|
| TPS62810M | | |
| TPS62811M | VOFN | 2mm × 3mm |
| TPS62812M | VQFN | 211111 ^ 3111111 |
| TPS62813M | | |

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。





效率与输出电流间的关系; VOUT = 3.3V; PWM 和 PFM: fS = 2.25MHz



Table of Contents

| 1 特性 | 1 | 9.4 Device Functional Modes | 13 |
|--------------------------------------|----|---|------------------|
| | | 10 Application and Implementation | 16 |
| - <i>—,</i> 3 说明 | | 10.1 Application Information | 16 |
| 4 Revision History | | 10.2 Typical Application | 18 |
| 5 Device Comparison Table | | 10.3 System Examples | 29 |
| 6 Pin Configuration and Functions | | 11 Power Supply Recommendations | 32 |
| 7 Specifications | | 12 Layout | 33 |
| 7.1 Absolute Maximum Ratings | | 12.1 Layout Guidelines | 33 |
| 7.2 ESD Ratings | | 12.2 Layout Example | 33 |
| 7.3 Recommended Operating Conditions | | 13 Device and Documentation Support | 34 |
| 7.4 Thermal Information | | 13.1 Device Support | <mark>3</mark> 4 |
| 7.5 Electrical Characteristics | | 13.2 Documentation Support | 34 |
| 7.6 Typical Characteristics | | 13.3 接收文档更新通知 | 34 |
| 8 Parameter Measurement Information | | 13.4 支持资源 | 34 |
| 8.1 Schematic | 8 | 13.5 Trademarks | 34 |
| 9 Detailed Description | | 13.6 静电放电警告 | 34 |
| 9.1 Overview | 10 | 13.7 术语表 | 34 |
| 9.2 Functional Block Diagram | 10 | 14 Mechanical, Packaging, and Orderable | |
| 9.3 Feature Description | 11 | Information | 34 |
| · | | | |

4 Revision History

注:以前版本的页码可能与当前版本的页码不同


| DATE | REVISION | NOTES |
|------------|----------|-----------------|
| March 2021 | * | Initial release |

5 Device Comparison Table

| DEVICE NUMBER | OUTPUT CURRENT | VOUT DISCHARGE | FOLDBACK CURRENT LIMIT | SPREAD SPECTRUM CLOCKING (SSC) | OUTPUT VOLTAGE |
|----------------|-------------------|-------------------|---------------------------|-----------------------------------|----------------|
| TPS62811MWRWYR | 1 A | ON | OFF | OFF | adjustable |
| TPS62812MWRWYR | 2 A | ON | OFF | OFF | adjustable |
| TPS62813MWRWYR | 3 A | ON | OFF | OFF | adjustable |
| TPS62810MWRWYR | 4 A | ON | OFF | OFF | adjustable |



6 Pin Configuration and Functions



bottom view 8 COMP/ ΕN **FSET** 9 PG SS/TR GND SW VIN FΒ MODE/SYNC 5 3 2

图 6-1. 9-Pin (VQFN) RWY Package

表 6-1. Pin Functions

| PI | N | I/O | DESCRIPTION |
|-----------|-----|-----|---|
| NAME | NO. | 1/0 | DESCRIPTION |
| EN | 8 | I | This is the enable pin of the device. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected. |
| FB | 5 | I | Voltage feedback input. Connect the resistive output voltage divider to this pin. For the fixed voltage versions, connect the FB pin directly to the output voltage. |
| GND | 4 | | Ground pin |
| MODE/SYNC | 1 | I | The device runs in PFM/PWM mode when this pin is pulled low. If the pin is pulled high, the device runs in forced PWM mode. Do not leave this pin unconnected. The mode pin can also be used to synchronize the device to an external frequency. See † 7 for the detailed specification of the digital signal applied to this pin for external synchronization. |
| COMP/FSET | 7 | I | Device compensation and frequency set input. A resistor from this pin to GND defines the compensation of the control loop as well as the switching frequency if not externally synchronized. If the pin is tied to GND or VIN, the switching frequency is set to 2.25 MHz. Do not leave this pin unconnected. |
| PG | 9 | 0 | Open-drain power-good output. Low impedance when not "power good", high impedance when "power good". This pin can be left open or be tied to GND when not used. |
| SS/TR | 6 | I | Soft Start / Tracking pin. A capacitor connected from this pin to GND defines the rise time for the internal reference voltage. The pin can also be used as an input for tracking and sequencing; see 节 9.4.7. |
| SW | 3 | | Switch pin of the converter. This pin is connected to the internal power MOSFETs. |
| VIN | 2 | | Power supply input. Connect the input capacitor as close as possible between the VIN pin and GND. |

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | MIN | MAX | UNIT |
|---------------------------------------|---|-------|------------------------------|------|
| | VIN | - 0.3 | 6.5 | V |
| | SW | - 0.3 | V _{IN} + 0.3 | V |
| Pin voltage range ⁽¹⁾ | SW (transient for less than 10 ns) ⁽²⁾ | - 3 | 10 | V |
| | FB | - 0.3 | 6.5 V _{IN} + 0.3 | V |
| | VIN - 0.3 6.5 SW - 0.3 V _{IN} + 0.3 SW (transient for less than 10 ns) ⁽²⁾ - 3 10 FB - 0.3 4 PG, SS/TR, COMP/FSET - 0.3 V _{IN} + 0.3 EN, MODE/SYNC - 0.3 6.5 | V | | |
| Pin voltage range ⁽¹⁾ | EN, MODE/SYNC | - 0.3 | 6.5 | V |
| Storage temperature, T _{stg} | | - 65 | 150 | °C |

¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human-body model (HBM), per ANSI/ESDA/JEDEC ⁽¹⁾ | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±750 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

| | | MIN | NOM | MAX | UNIT |
|------------------|--|------|------|------|------|
| V _{IN} | Supply voltage range | 2.75 | | 6 | V |
| V _{OUT} | Output voltage range | 0.6 | | 5.5 | V |
| L | Effective inductance for a switching frequency of 1.8 MHz to 3.5 MHz | 0.32 | 0.47 | 0.9 | μH |
| L | Effective inductance for a switching frequency of 3.5 MHz to 4 MHz | 0.25 | 0.33 | 0.9 | μH |
| C _{OUT} | Effective output capacitance for 1-A and 2-A version ⁽¹⁾ | 15 | 22 | 470 | μF |
| C _{OUT} | Effective output capacitance for 3-A and 4-A version (1) | 27 | 47 | 470 | μF |
| C _{IN} | Effective input capacitance ⁽¹⁾ | 5 | 10 | | μF |
| R _{CF} | | 4.5 | | 100 | kΩ |
| T _J | Operating junction temperature | - 55 | | +150 | °C |

⁽¹⁾ The values given for the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check the manufacturers DC bias curves for the effective capacitance versus DC voltage applied. Further restrictions may apply. Please see the feature description for COMP/FSET about the output capacitance versus compensation setting and output voltage.

7.4 Thermal Information

| | | TPS6281xM | |
|------------------------|---|------------|------|
| | Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter | RWY (VQFN) | UNIT |
| | | 9 PINS | |
| R ₀ JA | Junction-to-ambient thermal resistance | 71.1 | °C/W |
| R _{θ JC(top)} | Junction-to-case (top) thermal resistance | 37.2 | °C/W |
| R ₀ JB | Junction-to-board thermal resistance | 16.4 | °C/W |
| ψJT | Junction-to-top characterization parameter | 0.9 | °C/W |
| ψ ЈВ | Junction-to-board characterization parameter | 16.1 | °C/W |

⁽²⁾ While switching

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



| | | TPS6281xM | |
|------------------------|--|------------|------|
| | THERMAL METRIC(1) | RWY (VQFN) | UNIT |
| | | 9 PINS | |
| R _{θ JC(bot)} | Junction-to-case (bottom) thermal resistance | n/a | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

over operating junction temperature (T_J = -55° C to +150°C) and V_{IN} = 2.75 V to 6 V. Typical values at V_{IN} = 5 V and T_J = 25°C. (unless otherwise noted)

| ` | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|--|------|------|------|------|
| SUPPLY | | | | | | |
| IQ | Operating quiescent current | EN = high, I_{OUT} = 0 mA, device not switching, T_J = 125°C | | | 21 | μА |
| IQ | Operating quiescent current | EN = high, I _{OUT} = 0 mA, device not switching | | 15 | 30 | μA |
| I _{SD} | Shutdown current | EN = 0 V, at T _J = 125 °C | | | 18 | μΑ |
| I _{SD} | Shutdown current | EN = 0 V, nominal value at T_J = 25 °C, max value at T_J = 150 °C | | 1.5 | 26 | μA |
| V _{UVLO} | Undervoltage lockout | Rising input voltage | 2.5 | 2.6 | 2.75 | V |
| VUVLO | threshold | Falling input voltage | 2.25 | 2.5 | 2.6 | V |
| T _{SD} | Thermal shutdown temperature | Rising junction temperature | | 170 | | °C |
| | Thermal shutdown hysteresis | | | 15 | | |
| CONTROL | (EN, SS/TR, PG, MODE) | | | | | |
| V _{IH} | High level input voltage for MODE pin | | 1.1 | | | V |
| V _{IL} | Low level input voltage for MODE pin | | | | 0.3 | ٧ |
| f _{SYNC} | Frequency range on MODE pin for synchronization | Requires a resistor from COMP/FSET to GND, see the Application and Implementation section | 1.8 | | 4 | MHz |
| | Duty cycle of synchronization signal at MODE pin | | 40% | 50% | 60% | |
| | Time to lock to external frequency | | | 50 | | μs |
| V _{IH} | Input threshold voltage for EN pin; rising edge | | 1.06 | 1.1 | 1.15 | V |
| V _{IL} | Input threshold voltage for EN pin; falling edge | | 0.96 | 1.0 | 1.05 | V |
| I _{LKG} | Input leakage current for EN, MODE/SYNC | $V_{IH} = V_{IN} \text{ or } V_{IL} = GND$ | | | 150 | nA |
| | Resistance from COMP/FSET to GND for logic low | Internal frequency setting with f = 2.25 MHz | 0 | | 2.5 | kΩ |
| | Voltage on COMP/FSET for logic high | Internal frequency setting with f = 2.25 MHz | | VIN | | V |
| | UVP power good threshold voltage; dc level | Rising (%V _{FB}) | 92% | 95% | 98% | |
| V | UVP power good threshold voltage; dc level | Falling (%V _{FB}) | 87% | 90% | 93% | |
| V_{TH_PG} | OVP power good threshold; dc level | Rising (%V _{FB}) | 107% | 110% | 113% | |
| | OVP power good threshold; dc level | Falling (%V _{FB}) | 104% | 107% | 111% | |
| | Power good de-glitch time | For a high level to low level transition on power good | | 40 | | μs |
| V _{OL_PG} | Power good output low voltage | I _{PG} = 2 mA | | 0.07 | 0.3 | V |
| I _{LKG_PG} | Input leakage current (PG) | V _{PG} = 5 V | | | 100 | nA |
| I _{SS/TR} | SS/TR pin source current | | 2.1 | 2.5 | 2.8 | μA |
| | Tracking gain | V _{FB} /V _{SS/TR} | | 1 | | |




over operating junction temperature (T_J = $^-55^{\circ}$ C to +150 $^{\circ}$ C) and V_{IN} = 2.75 V to 6 V. Typical values at V_{IN} = 5 V and T_J = 25 $^{\circ}$ C. (unless otherwise noted)

| | PARAMETER | TEST C | ONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|--|---|---------|-------|------|------|
| | Tracking offset | Feedback voltage with V _{SS/TI} | _R = 0 V | | 17 | | mV |
| POWER SW | /ITCH | | | | | | |
| R _{DS(ON)} | High-side MOSFET ON- resistance | $V_{IN} \geqslant 5 V$ | | | 37 | 60 | mΩ |
| R _{DS(ON)} | Low-side MOSFET ON- resistance | $V_{IN} \geqslant 5 V$ | | | 15 | 35 | m Ω |
| | High-side MOSFET leakage current | V _{IN} = 6 V; V(SW) = 0 V | | | | 30 | μА |
| | Low-side MOSFET leakage current | V(SW) = 6 V | | | | 55 | μA |
| | SW leakage | V(SW) = 0.6 V; current into S | W pin | - 0.025 | | 30 | μA |
| I _{LIMH} | High-side MOSFET current limit | DC value, for TPS62810; V _{IN} | = 3 V to 6 V | 4.8 | 5.6 | 6.65 | Α |
| I _{LIMH} | High-side MOSFET current limit | DC value, for TPS62813; V _{IN} | = 3 V to 6 V | 3.9 | 4.5 | 5.35 | Α |
| I _{LIMH} | High-side MOSFET current limit | DC value, for TPS62812; V _{IN} | = 3 V to 6 V | 2.8 | 3.4 | 4.3 | Α |
| I _{LIMH} | High-side MOSFET current limit | DC value, for TPS62811; V _{IN} | = 3 V to 6 V | 2.0 | 2.6 | 3.35 | Α |
| I _{LIMNEG} | Negative valley current limit | DC value | | | - 1.8 | | Α |
| f _S | PWM switching frequency range | | | | 2.25 | 4 | MHz |
| f _S | PWM switching frequency | With COMP/FSET tied to VIN or GND 2.025 | | 2.25 | 2.475 | MHz | |
| | PWM switching frequency tolerance | Using a resistor from COMP/ MHz | FSET to GND, fs = 1.8 MHz to 4 | - 19% | | 18% | |
| t _{on,min} | Minimum on time of HS FET | $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}, V_{IN} = 3$ | 3.3 V | | 50 | 75 | ns |
| t _{on,min} | Minimum on time of LS FET | V _{IN} = 3.3 V | | | 30 | | ns |
| OUTPUT | | | | | | 1 | |
| V _{FB} | Feedback voltage | | | | 0.6 | | V |
| I _{LKG_FB} | Input leakage current (FB) | V _{FB} = 0.6 V | | | 1 | 70 | nA |
| | | V _{IN} ≥ V _{OUT} + 1 V | PWM mode | - 1% | | 1% | |
| V_{FB} | Feedback voltage accuracy | $V_{IN} \geqslant V_{OUT} + 1 V;$ $V_{OUT} \geqslant 1.5 V$ | PFM mode; Co,eff ≥ 22 µF, L = 0.47 µH | - 1% | | 2% | |
| | | 1 V ≤ V _{OUT} < 1.5 V | PFM mode; Co,eff ≥ 47 µF, L = 0.47 µH | - 1% | | 2.5% | |
| V _{FB} | Feedback voltage accuracy with voltage tracking | V _{IN} ≥ V _{OUT} + 1 V; V _{SS/TR} = 0.3 V | PWM mode | - 1% | | 7% | |
| | Load regulation | PWM mode operation | | | 0.05 | | %/A |
| | Line regulation | PWM mode operation, I _{OUT} = | = 1 A, V _{IN} ≥ V _{OUT} + 1 V | | 0.02 | | %/V |
| | Output discharge resistance | | | | | 50 | Ω |
| t _{delay} | Start-up delay time | I _{OUT} = 0 mA, time from EN = applied already | high to start switching; V _{IN} | 135 | 250 | 650 | μs |
| t _{ramp} | Ramp time; SS/TR pin open | I _{OUT} = 0 mA, time from first s nominal output voltage; devide | | 100 | 150 | 200 | μs |



7.6 Typical Characteristics



8 Parameter Measurement Information

8.1 Schematic




图 8-1. Measurement Setup for TPS62810M (4 A) and TPS62813M (3 A)

表 8-1. List of Components

| | 20 ii Liot oi Componente | | | | | | | | | | |
|-----------------|---|-------------------|--|--|--|--|--|--|--|--|--|
| REFERENCE | DESCRIPTION | MANUFACTURER (1) | | | | | | | | | |
| IC | TPS62810M or TPS62813M | Texas Instruments | | | | | | | | | |
| L | 0.47-µH inductor; XEL4030-471MEB | Coilcraft | | | | | | | | | |
| C _{IN} | 22 μF / 10 V; GCM31CR71A226KE02L | Murata | | | | | | | | | |
| Соит | 2 × 22 µF / 10 V; GCM31CR71A226KE02L + 1 × 10 µF, 6.3 V; GCM188D70J106ME36 | | | | | | | | | | |
| C _{SS} | 4.7 nF (equal to 1-ms start-up ramp) | Any | | | | | | | | | |
| R _{CF} | 8.06 k Ω | Any | | | | | | | | | |
| C _{FF} | 10 pF | Any | | | | | | | | | |
| R ₁ | Depending on VOUT | Any | | | | | | | | | |
| R ₂ | Depending on VOUT | Any | | | | | | | | | |
| R ₃ | 100 kΩ | Any | | | | | | | | | |

(1) See the Third-party Products Disclaimer.






图 8-2. Measurement Setup for TPS62811M (1 A) and TPS62812M (2 A)

表 8-2. List of Components

| ₹ 0-2. List of Components | | | | | | | | | |
|---------------------------|---|-------------------|--|--|--|--|--|--|--|
| REFERENCE | DESCRIPTION | MANUFACTURER (1) | | | | | | | |
| IC | TPS62812M or TPS62811M | Texas Instruments | | | | | | | |
| L | 0.56-µH inductor; XEL4020-561MEB | Coilcraft | | | | | | | |
| C _{IN} | 22 μF / 10 V; GCM31CR71A226KE02L | Murata | | | | | | | |
| C _{OUT} | 1 × 22 μF / 10 V; GCM31CR71A226KE02L + 1 × 10 μF, 6.3 V; GCM188D70J106ME36 | Murata | | | | | | | |
| C _{SS} | 4.7 nF (equal to 1-ms start-up ramp) | Any | | | | | | | |
| R _{CF} | 8.06 kΩ | Any | | | | | | | |
| C _{FF} | 10 pF | Any | | | | | | | |
| R ₁ | Depending on VOUT | Any | | | | | | | |
| R ₂ | Depending on VOUT | Any | | | | | | | |
| R ₃ | 100 kΩ | Any | | | | | | | |
| | | | | | | | | | |

(1) See the Third-party Products Disclaimer.

表 8-3. List of Key Components, Operation at -55°C

| REFERENCE | DESCRIPTION | MANUFACTURER ⁽¹⁾ |
|------------------|---|-----------------------------|
| IC | TPS62810M, TPS62811M, TPS62812M, or TPS62813M | Texas Instruments |
| L | 0.47-μH inductor; TFM252012ALMAR47MTAA | TDK |
| C _{IN} | 22 μF / 10 V; GCJ31CL8ED226KE07 | Murata |
| C _{OUT} | 2 × 22 μF / 10 V; GCJ31CL8ED226KE07 + 1 × 10 μF, 16 V; GCJ32ER91C106KE01 | Murata |

(1) See the Third-party Products Disclaimer.


9 Detailed Description

9.1 Overview

The TPS6281xM synchronous switch mode DC/DC converter is based on a peak current mode control topology. The control loop is internally compensated. To optimize the bandwidth of the control loop to the wide range of output capacitance that can be used with the TPS6281xM, one of three internal compensation settings can be selected. See † 9.3.2. The compensation setting is selected either by a resistor from COMP/FSET to GND, or by the logic state of this pin. The regulation network achieves fast and stable operation with small external components and low-ESR ceramic output capacitors. The device can be operated without a feedforward capacitor on the output voltage divider, however, using a 10-pF (typical) feedforward capacitor improves transient response.

The device support forced fixed-frequency PWM operation with the MODE pin tied to a logic high level. The frequency is defined as either internally fixed 2.25 MHz when COMP/FSET is tied to GND or VIN, or in a range of 1.8 MHz to 4 MHz defined by a resistor from COMP/FSET to GND. Alternatively, the devices can be synchronized to an external clock signal in a range from 1.8 MHz to 4 MHz, applied to the MODE pin with no need for additional passive components. External synchronization is only possible if a resistor from COMP/FSET to GND is used. If COMP/FSET is directly tied to GND or VIN, the device cannot be synchronized externally. An internal PLL allows a change from an internal clock to an external clock during operation. The synchronization to the external clock is done on a falling edge of the clock applied at MODE to the rising edge on the SW pin. This allows roughly a 180° phase shift when the SW pin is used to generate the synchronization signal for a second converter. When the MODE pin is set to a logic low level, the devices operate in power save mode (PFM) at low output current and automatically transfer to fixed-frequency PWM mode at higher output current. In PFM mode, the switching frequency decreases linearly based on the load to sustain high efficiency down to very low output current.

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Precise Enable

The voltage applied at the enable pin of the TPS6281xM device is compared to a fixed threshold of 1.1 V for a rising voltage. This lets the user drive the pin with a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The precise enable input provides a user-programmable undervoltage lockout by adding a resistor divider to the input of the enable pin.

The enable input threshold for a falling edge is typically 100 mV lower than the rising edge threshold. The TPS6281xM device starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown with a shutdown current of typically 1 μ A. In this mode, the internal high-side and low-side MOSFETs are turned off and the entire internal control circuitry is switched off.

9.3.2 COMP/FSET

This pin lets the user set two different parameters independently:

- · Internal compensation settings for the control loop
- The switching frequency in PWM mode from 1.8 MHz to 4 MHz

A resistor from COMP/FSET to GND changes the compensation and switching frequency. The change in compensation allows the user to adapt the device to different values of output capacitance. The resistor must be placed close to the pin to keep the parasitic capacitance on the pin to a minimum. The compensation setting is sampled when the converter starts up, so a change in the resistor during operation only has an effect on the switching frequency, but not on the compensation.

To save external components, the pin can also be directly tied to VIN or GND to set a pre-defined switching frequency or compensation. Do not leave the pin floating.

The switching frequency has to be selected based on the input voltage and the output voltage to meet the specifications for the minimum on time and minimum off time.

For example: $V_{IN} = 5 \text{ V}$, $V_{OUT} = 1 \text{ V}$ --> duty cycle (DC) = 1 V / 5 V = 0.2

- with $t_{on} = DC \times T \longrightarrow t_{on,min} = 1 / f_{s,max} \times DC$
- --> $f_{s,max} = 1 / t_{on,min} \times DC = 1 / 0.075 \ \mu s \times 0.2 = 2.67 \ MHz$

The compensation range has to be chosen based on the minimum capacitance used. The capacitance can be increased from the minimum value as given in $\frac{1}{8}$ 9-1 and $\frac{1}{8}$ 9-2, up to a maximum of 470 μ F in all of the three compensation ranges. If the capacitance of an output changes during operation, for example, when load switches are used to connect or disconnect parts of the circuitry, the compensation must be chosen for the minimum capacitance on the output. With large output capacitance, the compensation must be done based on that large capacitance to get the best load transient response. Compensating for large output capacitance, but placing less capacitance on the output, can lead to instability.

The switching frequency for the different compensation settings is determined by the following equations.

For compensation (comp) setting 1:

$$R_{CF}(k\Omega) = \frac{18MHz \cdot k\Omega}{f_s(MHz)} \tag{1}$$

For compensation (comp) setting 2:



$$R_{CF}(k\Omega) = \frac{60MHz \cdot k\Omega}{f_S(MHz)}$$
(2)

For compensation (comp) setting 3:

$$R_{CF}(k\Omega) = \frac{180MHz \cdot k\Omega}{f_S(MHz)}$$
(3)

表 9-1. Switching Frequency and Compensation for TPS62810M (4 A) and TPS62813M (3 A)

| COMPENSATION | R _{CF} | SWITCHING FREQUENCY | MINIMUM OUTPUT CAPACITANCE FOR VOUT < 1 V | MINIMUM OUTPUT CAPACITANCE FOR 1 V ≤ VOUT < 3.3 V | MINIMUM OUTPUT CAPACITANCE FOR VOUT ≥ 3.3 V |
|--|-------------------------|--|---|---|---|
| for the smallest output capacitance (comp setting 1) | 10 kΩ 4.5 kΩ | 1.8 MHz (10 kΩ) 4 MHz (4.5 kΩ) according to 方程式 1 | 53 μF | 32 μF | 27 µF |
| for medium output capacitance (comp setting 2) | 33 kΩ 15 kΩ | 1.8 MHz (33 kΩ) 4 MHz (15 kΩ) according to 方程式 2 | 100 μF | 60 μF | 50 μF |
| for large output capacitance (comp setting 3) | 100 kΩ 45 kΩ | 1.8 MHz (100 k Ω) 4 MHz (45 k Ω) according to 方程式 3 | 200 μF | 120 µF | 100 μF |
| for the smallest output capacitance (comp setting 1) | tied to GND | internally fixed 2.25 MHz | 53 μF | 32 μF | 27 μF |
| for large output capacitance (comp setting 3) | tied to V _{IN} | internally fixed 2.25 MHz | 200 μF | 120 µF | 100 μF |

表 9-2. Switching Frequency and Compensation for TPS62812M (2 A) and TPS62811M (1 A)

| 200 = 0 | | | | | | | | | | |
|--|-------------------------|--|--------|---|---|--|--|--|--|--|
| COMPENSATION | R _{CF} | R _{CF} SWITCHING FREQUENCY CAPACITANCE FOR VOUT < 1 V | | MINIMUM OUTPUT CAPACITANCE FOR 1 V ≤ VOUT < 3.3 V | MINIMUM OUTPUT CAPACITANCE FOR VOUT ≥ 3.3 V | | | | | |
| for the smallest output capacitance (comp setting 1) | 10 kΩ 4.5 kΩ | 1.8 MHz (10 k Ω) 4 MHz (4.5 k Ω) according to 方程式 1 | 30 μF | 18 μF | 15 µF | | | | | |
| for medium output capacitance (comp setting 2) | 33 kΩ 15 kΩ | 1.8 MHz (33 kΩ) 4 MHz (15 kΩ) according to 方程式 2 | 60 µF | 36 μF | 30 μF | | | | | |
| for large output capacitance (comp setting 3) | 100 kΩ 45 kΩ | 1.8MHz (100 k Ω)4 MHz (45 k Ω) according to 方程式 3 | 130 μF | 80 μF | 68 µF | | | | | |
| for the smallest output capacitance (comp setting 1) | tied to GND | internally fixed 2.25 MHz | 30 μF | 18 μF | 15 µF | | | | | |
| for large output capacitance (comp setting 3) | tied to V _{IN} | internally fixed 2.25 MHz | 130 µF | 80 μF | 68 µF | | | | | |

Refer to † 10.1.3.2 for further details on the required output capacitance required depending on the output voltage.

A too-high resistor value for R_{CF} is decoded as "tied to V_{IN} ". A value below the lowest range is decoded as "tied to GND". The minimum output capacitance in $\frac{1}{8}$ 9-1 and $\frac{1}{8}$ 9-2 is for capacitors close to the output of the device. If the capacitance is distributed, a lower compensation setting can be required. All values are effective capacitance including, but not limited to:

- All tolerances
- Aging



· DC bias effect

9.3.3 MODE/SYNC

When MODE/SYNC is set low, the device operates in PWM or PFM mode, depending on the output current. The MODE/SYNC pin lets the user force PWM mode when set high. The pin also lets the user apply an external clock in a frequency range from 1.8 MHz to 4 MHz for external synchronization. Similar to COMP/FSET, take the specifications for the minimum on time and minimum off time into account when setting the external frequency. For use with external synchronization on the MODE/SYNC pin, the internal switching frequency must be set by R_{CF} to a similar value of the externally applied clock. This ensures a fast settling to the external clock and, if the external clock fails, the switching frequency stays in the same range and the compensation settings are still valid. When there is no resistor from COMP/FSET to GND but the pin is pulled high or low, external synchronization is not possible.

9.3.4 Spread Spectrum Clocking (SSC)

For device versions with SSC enabled, the switching frequency is randomly changed in PWM mode when the internal clock is used. The frequency variation is typically between the nominal switching frequency and up to 288 kHz above the nominal switching frequency. When the device is externally synchronized by applying a clock signal to the MODE/SYNC pin, the TPS6281xM device follows the external clock and the internal spread spectrum block is turned off. SSC is also disabled during soft start.

9.3.5 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both of the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

9.3.6 Power Good Output (PG)

Power good is an open-drain output driven by a window comparator. PG is held low when the device is disabled, in undervoltage lockout, and in thermal shutdown. When the output voltage is in regulation hence, within the window defined in the electrical characteristics, the output is high impedance.

| EN | DEVICE STATUS | PG STATE |
|------|--|----------------|
| X | V _{IN} < 2.75 V | undefined |
| low | V _{IN} < 2.75 V | undefined |
| high | V _{IN} < 2.25 V | undefined |
| low | V _{IN} ≥ 2.75 V | low |
| high | $2.25~\text{V} \leqslant \text{V}_{\text{IN}} \leqslant \text{UVLO OR}$ in thermal shutdown OR V_{OUT} not in regulation | low |
| high | V _{OUT} in regulation | high impedance |

表 9-3. PG Status

9.3.7 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 170°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes low. When T_J decreases by the hysteresis amount of typically 15°C, the device resumes normal operation, beginning with soft start. During a PFM pause, the thermal shutdown is not active. After a PFM pause, the device needs up to 9 μ s to detect a too-high junction temperature. If the PFM burst is shorter than this delay, the device does not detect a too-high junction temperature.

9.4 Device Functional Modes

9.4.1 Pulse Width Modulation (PWM) Operation

The TPS6281xM device has two operating modes: forced PWM mode (discussed in this section) and PWM/PFM (discussed in †† 9.4.2).

With the MODE/SYNC pin set to high, the TPS6281xM device operates with pulse width modulation in continuous conduction mode (CCM). The switching frequency is either defined by a resistor from the COMP pin to GND or by an external clock signal applied to the MODE/SYNC pin. With an external clock is applied to MODE/SYNC, the device follows the frequency applied to the pin. To maintain regulation, the frequency needs to be in a range the device can operate at, taking the minimum on time into account.

9.4.2 Power Save Mode Operation (PWM/PFM)

When the MODE/SYNC pin is low, power save mode is allowed. The device operates in PWM mode as long as the peak inductor current is above the approximately 1.2-A PFM threshold. When the peak inductor current drops below the PFM threshold, the device starts to skip switching pulses. In power save mode, the switching frequency decreases with the load current maintaining high efficiency.

9.4.3 100% Duty-Cycle Operation

The duty cycle of a buck converter operated in PWM mode is given as D = VOUT / VIN. The duty cycle increases as the input voltage comes close to the output voltage and the off time gets smaller. When the approximately 30-ns minimum off time is reached, the TPS6281xM device skips switching cycles while it approaches 100% mode. In 100% mode, the device keeps the high-side switch on continuously. The high-side switch stays turned on as long as the output voltage is below the target. In 100% mode, the low-side switch is turned off. The maximum dropout voltage in 100% mode is the product of the on-resistance of the high-side switch plus the series resistance of the inductor and the load current.

9.4.4 Current Limit and Short Circuit Protection

The TPS6281xM device is protected against overload and short circuit events. If the inductor current exceeds the current limit I_{LIMH}, the high-side switch is turned off and the low-side switch is turned on to ramp down the inductor current. The high-side switch turns on again only if the current in the low-side switch has decreased below the low-side current limit. Due to internal propagation delay, the actual current can exceed the static current limit. The dynamic current limit is given as:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \cdot t_{PD} \tag{4}$$

where

- I_{LIMH} is the static current limit as specified in the *Electrical Characteristics*
- · L is the effective inductance at the peak current
- V_L is the voltage across the inductor (V_{IN} V_{OUT})
- t_{PD} is the internal propagation delay of typically 50 ns

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high-side switch peak current can be calculated as:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \cdot 50ns$$
(5)

9.4.5 Foldback Current Limit and Short Circuit Protection

This is valid for devices where foldback current limit is enabled.

When the device detects current limit for more than 1024 subsequent switching cycles, it reduces the current limit from its nominal value to typically 1.8 A. Foldback current limit is left when the current limit indication goes away. If device operation continues in current limit, after 3072 switching cycles, the device tries for full current limit again after 1024 switching cycles.

9.4.6 Output Discharge

The purpose of the discharge function is to ensure a defined down ramp of the output voltage when the device is being disabled and to keep the output voltage close to 0 V when the device is off. The output discharge feature

is only active once the TPS6281xM device has been enabled at least once since the supply voltage was applied. The discharge function is enabled as soon as the device is disabled, in thermal shutdown, or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active is typically 2 V. Output discharge is not activated during a current limit or foldback current limit event.

9.4.7 Soft Start/Tracking (SS/TR)

The internal soft-start circuitry controls the output voltage slope during start-up. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high to start operation, the device starts switching after a delay of about 200 $\,\mu$ s, then the internal reference and hence, V_{OUT} , rises with a slope controlled by an external capacitor connected to the SS/TR pin.

Leaving the SS/TR pin un-connected provides the fastest start-up ramp with typically 150 μ s. A capacitor connected from SS/TR to GND is charged with 2.5 μ A by an internal current source during soft start until it reaches the 0.6-V reference voltage. The capacitance required to set a certain ramp-time (t_{ramp}) is:

$$Css[nF] = \frac{2.5\mu A \cdot t_{ramp}[ms]}{0.6V}$$
(6)

If the device is set to shutdown (EN = GND), undervoltage lockout, or thermal shutdown, an internal resistor pulls the SS/TR pin to GND to ensure a proper low level. Returning from those states causes a new start-up sequence.

A voltage applied at SS/TR can be used to track a main voltage. The output voltage follows this voltage up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current. The SS/TR pin must not be connected to the SS/TR pin of other devices. An external voltage applied on SS/TR is internally clamped to the feedback voltage (0.6 V). It is recommended to set the target for the external voltage on SS/TR slightly above the feedback voltage. Given the tolerances of the resistor divider R_5 and R_6 on SS/TR, this ensures the device "switches" to the internal reference voltage when the power-up sequencing is finished. See 10-57.

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Programming the Output Voltage

The output voltage of the TPS6281xM device is adjustable. It can be programmed for output voltages from $0.6\ V$ to $5.5\ V$ using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to $600\ mV$. The value of the output voltage is set by the selection of the resistor divider from 方程式 7. It is recommended to choose resistor values that allow a current of at least $2\ \mu A$, meaning the value of R_2 must not exceed $400\ k\Omega$. Lower resistor values are recommended for the highest accuracy and most robust design.

$$R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1\right) \tag{7}$$

10.1.2 Inductor Selection

The TPS6281xM device is designed for a nominal 0.47-µH inductor with a typical switching frequency of 2.25 MHz. Larger values can be used to achieve a lower inductor current ripple, but they can have a negative impact on efficiency and transient response. Smaller values than 0.47 µH cause a larger inductor current ripple, which causes larger negative inductor current in forced PWM mode at low or no output current. For a higher or lower nominal switching frequency, the inductance must be changed accordingly.

The inductor selection is affected by several effects like the following:

- · Inductor ripple current
- Output ripple voltage
- PWM-to-PFM transition point
- Efficiency

In addition, the selectec inductor has to be rated for appropriate saturation current and DC resistance (DCR). 方程式 8 calculates the maximum inductor current.

$$I_{L(\text{max})} = I_{OUT(\text{max})} + \frac{\Delta I_{L(\text{max})}}{2} \tag{8}$$

$$\Delta I_{L(\text{max})} = \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{L \min} \cdot \frac{1}{f_{SW}}$$
(9)

where

- I_{L(max)} is the maximum inductor current
- ∆ I_{L(max)} is the peak-to-peak inductor ripple current
- Lmin is the minimum inductance at the operating point



表 10-1. Typical Inductors

| TYPE | INDUCTANCE [µH] | CURRENT [A] (1) | FOR DEVICE | NOMINAL SWITCHING FREQUENCY | DIMENSIONS [LxBxH] mm | MANUFACTURER (2) | OPERATION AT - 55°C |
|----------------------|-----------------|-------------------|---------------------------------------|-----------------------------------|--------------------------|------------------|---------------------|
| ML433PYA601MLZ | 0.6 µH, ±20% | 10.4 | TPS62810M, TPS62813M, TPS62812M | 2.25 MHz | 4 × 4 × 2.1 | Coilcraft | yes |
| ML433PYA401MLZ | 0.4 µH, ±20% | 12.5 | TPS62810M, TPS62813M, TPS62812M | 2.25 MHz | 4 × 4 × 2.1 | Coilcraft | yes |
| XFL4015-471ME | 0.47 μH, ±20% | 3.5 | TPS62813M, TPS62812M | 2.25 MHz | 4 × 4 × 1.6 | Coilcraft | no |
| XEL4020-561ME | 0.56 µH, ±20% | 9.9 | TPS62810M, TPS62813M, TPS62812M | 2.25 MHz | 4 × 4 × 2.1 | Coilcraft | no |
| XEL4030-471ME | 0.47 µH, ±20% | 12.3 | TPS62810M, TPS62813M, TPS62812M | 2.25 MHz | 4 × 4 × 3.1 | Coilcraft | no |
| XEL3515-561ME | 0.56 μH, ±20% | 4.5 | TPS62813M, TPS62812M | 2.25 MHz | 3.5 × 3.2 × 1.5 | Coilcraft | no |
| XFL3012-331MEB | 0.33 μH, ±20% | 2.6 | TPS62811M, TPS62812M | ≥ 3.5 MHz | 3 × 3 × 1.3 | Coilcraft | no |
| XPL2010-681ML | 0.68 μH, ±20% | 1.5 | TPS62811M | 2.25 MHz | 2 × 1.9 × 1 | Coilcraft | no |
| DFE252012PD- R47M | 0.47 μH, ±20% | see data sheet | TPS62811M, TPS62813M, TPS62812M | 2.25 MHz | 2.5 × 2 × 1.2 | Murata | no |

- (1) Lower of I_{RMS} at 20°C rise or I_{SAT} at 20% drop
- (2) See the Third-party Products Disclaimer.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well.

10.1.3 Capacitor Selection

10.1.3.1 Input Capacitor

For most applications, $22 \mu F$ nominal is sufficient and is recommended. The input capacitor buffers the input voltage for transient events and decouples the converter from the supply. A low-ESR multilayer ceramic capacitor (MLCC) is recommended for the best filtering and must be placed between VIN and GND as close as possible to those pins.

10.1.3.2 Output Capacitor

The architecture of the TPS6281xM device allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use dielectric X7R, X7T, or an equivalent. Using a higher value has advantages like smaller voltage ripple and tighter DC output accuracy in power save mode. By changing the device compensation with a resistor from COMP/FSET to GND, the device can be compensated in three steps based on the minimum capacitance used on the output. The maximum capacitance is $470 \, \mu F$ in any of the compensation settings.

The minimum capacitance required on the output depends on the compensation setting as well as on the current rating of the device. The TPS62810M and TPS62813M devices require a minimum output capacitance of 27 μ F while the lower current versions (the TPS62812M and TPS62811M devices) require 15 μ F at minimum. The required output capacitance also changes with the output voltage.

For output voltages below 1 V, the minimum increases linearly from 32 μ F at 1 V to 53 μ F at 0.6 V for the TPS62810M device. Use the TPS62813M device with the compensation setting for smallest output capacitance. Other compensation ranges and ranges for TPS62811M and TPS62812M are equivalent. See $\frac{1}{8}$ 9-1 and $\frac{1}{8}$ 9-2 for details.

10.2 Typical Application




图 10-1. Typical Application

10.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

10.2.2 Detailed Design Procedure

$$R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1\right) \tag{10}$$

With $V_{FB} = 0.6 V$:


表 10-2. Setting the Output Voltage

| NOMINAL OUTPUT VOLTAGE V _{OUT} | R ₁ | R ₂ | C _{FF} | EXACT OUTPUT VOLTAGE |
|---|-----------------|----------------|-----------------|----------------------|
| 0.8 V | 16.9 k Ω | 51 k Ω | 10 pF | 0.7988 V |
| 1.0 V | 20 k Ω | 30 k Ω | 10 pF | 1.0 V |
| 1.1 V | 39.2 k Ω | 47 k Ω | 10 pF | 1.101 V |
| 1.2 V | 68 k Ω | 68 k Ω | 10 pF | 1.2 V |
| 1.5 V | 76.8 k Ω | 51 kΩ | 10 pF | 1.5 V |
| 1.8 V | 80.6 k Ω | 40.2 k Ω | 10 pF | 1.803 V |
| 2.5 V | 47.5 k Ω | 15 k Ω | 10 pF | 2.5 V |
| 3.3 V | 88.7 kΩ | 19.6 k Ω | 10 pF | 3.315 V |




10.2.3 Application Curves


All plots have been taken with a nominal switching frequency of 2.25 MHz when set to PWM mode, unless otherwise noted. The BOM is according to $\frac{1}{8}$ 8-1.
















































10.3 System Examples

10.3.1 Voltage Tracking

The TPS6281xM device follows the voltage applied to the SS/TR pin. A voltage ramp on SS/TR to 0.6 V ramps the output voltage according to the 0.6-V feedback voltage.

Tracking the 3.3 V of device 1, such that both rails reach their target voltage at the same time, requires a resistor divider on SS/TR of device 2 equal to the output voltage divider of device 1. The output current of 2.5 μ A on the SS/TR pin causes an offset voltage on the resistor divider formed by R₅ and R₆. The equivalent resistance of R₅ // R₆, so it must be kept below 15 k Ω . The current from SS/TR causes a slightly higher voltage across R6 than 0.6 V, which is desired because device 2 switches to its internal reference as soon as the voltage at SS/TR is higher than 0.6 V.

In case both devices need to run in forced PWM mode, it is recommended to tie the MODE pin of device 2 to the output voltage or the power good signal of device 1, the main device. The TPS6281xM device has a duty cycle limitation defined by the minimum on time. For tracking down to low output voltages, device 2 cannot follow once the minimum duty cycle is reached. Enabling PFM mode while tracking is in progress allows the user to ramp down the output voltage close to 0 V.




图 10-57. Schematic for Output Voltage Tracking




图 10-58. Scope Plot for Output Voltage Tracking

10.3.2 Synchronizing to an External Clock

The TPS6281xM device can be externally synchronized by applying an external clock on the MODE/SYNC pin. There is no need for any additional circuitry as long as the input signal meets the requirements given in the electrical specifications. The clock can be applied or removed during operation, letting the user switch from an externally defined fixed frequency to power save mode or to an internally fixed-frequency operation. The value of the R_{CF} resistor must be chosen so that the internally defined frequency and the externally applied frequency are close to each other. This ensures a smooth transition from internal to external frequency and vice versa.





图 10-59. Schematic Using External Synchronization





11 Power Supply Recommendations

The TPS6281xM device family has no special requirements for its input power supply. The output current of the input power supply needs to be rated according to the supply voltage, output voltage, and output current of the TPS6281xM device.



12 Layout

12.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more so at high switching frequencies. Therefore, the PCB layout of the TPS6281xM device demands careful attention to ensure operation and to get the specificed performance. A poor layout can lead to issues like poor regulation (both line and load), stability, and accuracy weaknesses increased like EMI radiation and noise sensitivity.

See † 12.2 for the recommended layout of the TPS6281xM device, which is designed for common external ground connections. The input capacitor must be placed as close as possible between the VIN and GND pin.

Provide low inductive and resistive paths for loops with high di/dt. Therefore, paths conducting the switched load current must be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore, the input and output capacitance must be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces must be avoided. Loops that conduct an alternating current must outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB need to be connected with short wires and not nearby high dv/dt signals (for example SW). Since they carry information about the output voltage, they must be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin as well as the FB resistors, R_1 and R_2 , must be kept close to the IC and connect directly to those pins and the system ground plane.

The package uses the pins for power dissipation. Thermal vias on the VIN and GND pins help spread the heat into the PCB.

The recommended layout is implemented on the EVM and shown in the *TPS62810EVM-015 Evaluation Module User's Guide*.

12.2 Layout Example




图 12-1. Example Layout



13 Device and Documentation Support

13.1 Device Support

13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, TPS62810EVM-015 Evaluation Module, SLVUBG0

13.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击 订阅更新 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

13.4 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

13.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

13.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

13.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jan-2024

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| | | | | | | | (6) | | | | |
| TPS62810MWRWYR | ACTIVE | VQFN-HR | RWY | 9 | 3000 | RoHS & Green | SN | Level-2-260C-1 YEAR | -55 to 150 | 810M | Samples |
| TPS62811MWRWYR | ACTIVE | VQFN-HR | RWY | 9 | 3000 | RoHS & Green | SN | Level-2-260C-1 YEAR | -55 to 150 | 811M | Samples |
| TPS62812MWRWYR | ACTIVE | VQFN-HR | RWY | 9 | 3000 | RoHS & Green | SN | Level-2-260C-1 YEAR | -55 to 150 | 812M | Samples |
| TPS62813MWRWYR | ACTIVE | VQFN-HR | RWY | 9 | 3000 | RoHS & Green | SN | Level-2-260C-1 YEAR | -55 to 150 | 813M | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jan-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Dec-2021

TAPE AND REEL INFORMATION





| Α0 | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS62810MWRWYR | VQFN- HR | RWY | 9 | 3000 | 180.0 | 12.4 | 2.25 | 3.25 | 1.15 | 4.0 | 12.0 | Q1 |
| TPS62811MWRWYR | VQFN- HR | RWY | 9 | 3000 | 180.0 | 12.4 | 2.25 | 3.25 | 1.15 | 4.0 | 12.0 | Q1 |
| TPS62812MWRWYR | VQFN- HR | RWY | 9 | 3000 | 180.0 | 12.4 | 2.25 | 3.25 | 1.15 | 4.0 | 12.0 | Q1 |
| TPS62813MWRWYR | VQFN- HR | RWY | 9 | 3000 | 180.0 | 12.4 | 2.25 | 3.25 | 1.15 | 4.0 | 12.0 | Q1 |

www.ti.com 29-Dec-2021




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS62810MWRWYR | VQFN-HR | RWY | 9 | 3000 | 213.0 | 191.0 | 35.0 |
| TPS62811MWRWYR | VQFN-HR | RWY | 9 | 3000 | 213.0 | 191.0 | 35.0 |
| TPS62812MWRWYR | VQFN-HR | RWY | 9 | 3000 | 213.0 | 191.0 | 35.0 |
| TPS62813MWRWYR | VQFN-HR | RWY | 9 | 3000 | 213.0 | 191.0 | 35.0 |

2 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




PACKAGE OUTLINE



VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 3. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司