









TPS62135, TPS621351

ZHCSFI8C - JUNE 2016 - REVISED JUNE 2021

# TPS62135、TPS621351 具有 DCS-Control™ 的 高精度 3V 至 17V、4A 降压转换器

### 1 特性


- 输出电压精度 ±1% (PWM 模式)
- 输入电压范围: 3V至 17V
- 静态电流 18µA (典型值)
- 输出电压范围为 0.8V 至 12V
- 可调软启动
- 强制 PWM 或 PWM/PFM 操作
- 强制 PWM 操作下具有 2.5MHz 的典型开关频率
- 精密使能输入可实现
  - 用户定义的欠压锁定
  - 准确排序
- 100% 占空比模式
- 自动效率增强 AEE™
- DCS-Control™ 拓扑
- 可用于有源输出放电
- 可选 HICCUP 过流保护
- 电源正常状态输出
- 采用 3mm x 2mm VQFN 封装

### 2 应用

- 标准 12V 电源轨
- · 符合联网待机要求的 POL
- 由单芯或多芯锂离子电池组成的 POL 电源
- 游戏机、SSD 硬盘
- 移动和嵌入式计算机

## 3 说明

TPS62135 和 TPS621351 是基于 DCS-Control™ 拓扑 的高效且易于使用的同步降压直流/直流转换器。器件



简化版原理图

具有 3V 至 17V 的宽输入电压范围,非常适合由多节 锂离子电池以及 12V 中间电源轨供电的应用。该器件 提供 4A 连续输出电流。TPS62135 可以在轻载时自动 进入节能模式,从而可在整个负载范围内保持高效率。 因此,该器件非常适合需要联网待机性能的应用,如超 低功耗计算机。如果将 MODE 引脚设置为低电平,那 么器件的开关频率会基于输入输出电压自动调整。该技 术称为自动效率提高 (AEE™),可以在整个运行范围内 保持高转换效率。器件可以在 PWM 模式下提供 1% 的 输出电压精度,因此可实现具有高输出电压精度的电源 设计。


器件的典型静态电流为 18µA。在关断模式下,器件电 流典型值为 1µA,输出主动放电(仅适用于 TPS62135, TPS621351 的输出电压放电功能被禁

TPS62135 作为一个可调版本提供, 采用 3mm x 2mm VQFN 封装。

#### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
TPS62135	VOFN	3.00mm x 2.00mm
TPS621351	VQIIV	3.00mm x 2.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



Vo = 3.3V 时的效率与输出电流



### **Table of Contents**

1 特性 1	9.4 Device Functional Modes	11
2 应用	10 Application and Implementation	14
3 说明	10.1 Application Information	14
4 Revision History2	10.2 Typical Applications	18
5 Device Comparison Table	10.3 System Examples	3 <mark>3</mark>
6 Pin Configuration and Functions3	11 Power Supply Recommendations	
7 Specifications4	12 Layout	38
7.1 Absolute Maximum Ratings4	12.1 Layout Guidelines	
7.2 ESD Ratings4	12.2 Layout Example	38
7.3 Recommended Operating Conditions4	12.3 Thermal Considerations	38
7.4 Thermal Information5	13 Device and Documentation Support	40
7.5 Electrical Characteristics5	13.1 Device Support	40
7.6 Typical Characteristics7	13.2 接收文档更新通知	40
8 Parameter Measurement Information8	13.3 支持资源	40
8.1 Schematic8	13.4 Trademarks	40
9 Detailed Description9	13.5 静电放电警告	40
9.1 Overview9	13.6 术语表	40
9.2 Functional Block Diagram9	14 Mechanical, Packaging, and Orderable	
9.3 Feature Description10	Information	40
·		

4 Revision History 注:以前版本的页码可能与当前版本的页码不同


Changes from Revision B (April 2017) to Revision C (June 2021)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式	1
• Updated 方程式 2	11
Changes from Revision A (September 2016) to Revision B (November 2016)	Page
• Deleted table note from 节 5	3
• Changed 图 10-3 to 图 10-27	19
• Added 图 10-69	
• Added 🛚 10-71	19
• Added 🛚 10-73	19
• Added 🛚 10-75	
• Added 🛚 10-77	
• Added 图 10-78	
• Added 图 10-79	19
Changes from Revision * (June 2016) to Revision A (September 2016)	Page
• 将"产品预发布"更改为"量产数据"	1



# **5 Device Comparison Table**

DEVICE NUMBER	FEATURES	OUTPUT VOLTAGE	MARKING
TPS62135RGX	nominal switching frequency = 2.5 MHz output voltage discharge voltage selection input / output VSEL/FB2 HICCUP current limit	adjustable	62135
TPS621351RGX	voltage selection input / output VSEL/FB2 nominal switching frequency = 2.5 MHz	adjustable	621351
TPS62136RGX	nominal switching frequency = 1 MHz output voltage discharge voltage selection input / output VSEL/FB2 HICCUP current limit	adjustable	see the TPS62136 data sheet
TPS621361RGX	nominal switching frequency = 1 MHz voltage selection input / output VSEL/FB2	adjustable	see the TPS621361 data sheet

# **6 Pin Configuration and Functions**






图 6-1. RGX Package 11-Pin VQFN

表 6-1. Pin Functions

PIN		I/O	DESCRIPTION	
NAME	NUMBER	1/0	DESCRIPTION	
EN	8	I	This is the enable pin of the device. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.	
FB	5	I	Voltage feedback input, connect resistive output voltage divider to this pin.	
FB2	4	0	Open drain of an internal switch to GND. Allows to turn on a resistor in parallel to the feedback resistor R2 and increase the output voltage with VSEL = high.	
GND	3		Ground pin.	
MODE	10	I	The device runs in PFM/PWM mode when this pin is pulled low. When the pin is pulled high the device runs in forced PWM mode. Do not leave this pin unconnected.	
PG	7	0	Open drain power good output.	
SS/TR	9	I	Soft-Start / Tracking pin. An external capacitor connected from this pin to GND defines the rise time for the internal reference voltage. The pin can also be used as an input for tracking and sequencing - see #9 in this document.	
SW	2		This is the switch pin of the converter and is connected to the internal Power MOSFETs.	
VIN	1		Power supply input. Make sure the input capacitor is connected as close as possible between pin VIN and GND.	
VOS	6	I	Output voltage sense pin. Connect directly to the positive pin of the output capacitor.	
VSEL	11	I	Voltage scaling control input. Turns on an internal switch from FB2 to GND when this pin is set high.	



## 7 Specifications

### 7.1 Absolute Maximum Ratings

(1

		MIN	MAX	UNIT
Pin voltage range <sup>(2)</sup>	VIN	-0.3	20	V
	SW, VOS	-0.3	V <sub>IN</sub> +0.3	V
	SW (transient for t<10ns) <sup>(3)</sup>	-2	25.5	V
	EN, MODE, VSEL, PG, FB, FB2, SS/TR	-0.3	V <sub>IN</sub> +0.3	V
Operating junction temp	perature, T <sub>J</sub>	-40	150	°C
Storage temperature ra	inge, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network ground pin.
- (3) While switching

### 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human Body Model - (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charge Device Model - (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VIN	Supply voltage range	3		17	V
VOUT	Output voltage range	0.8		12	V
L	Effective inductance	0.6	1	2.9	μH
Co	Effective output capacitance <sup>(1)</sup>	6	22	200 <sup>(3)</sup>	μF
Cı	Effective input capacitance <sup>(1)</sup> (2)	3	10		μF
TJ	Operating junction temperature	-40		+125	°C

- (1) Due to the dc bias effect of ceramic capacitors, the effective capacitance is lower then the nominal value when a voltage is applied. This is why the capacitance is specified to allow the selection of the smallest capacitor required with the dc bias effect for this type of capacitor in mind. The nominal value given matches a typical capacitor to be chosen to meet the minimum capacitance required.
- (2) Larger values may be required if the source impedance can not support the transient requirements of the load.
- (3) This is for capacitors directly at the output of the TPS62135x. More capacitance is allowed if there is a series resistance associated to the capacitors. See also the systems examples # 10.3.2 for applications where many distributed capacitors are connected to the output.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>		
			UNIT
		11 PIN	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	38.4	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	2.0	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	7.6	°C/W
ψ JT	Junction-to-top characterization parameter	0.1	°C/W
ψ ЈВ	Junction-to-board characterization parameter	7.6	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	3.2	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. Thermal data is taken according JEDEC 51-5 on a 4-layer pcb with 6 thermal vias.

### 7.5 Electrical Characteristics

over operating junction temperature ( $T_J$ = -40 °C to +125 °C) and  $V_{IN}$ = 3 V to 17 V. Typical values at  $V_{IN}$  = 12 V and  $T_A$ = 25 °C. (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					'	
IQ	Operating Quiescent Current	EN = high, I <sub>OUT</sub> = 0 mA, Device not switching, T <sub>J</sub> = 85 °C			35	μΑ
IQ	Operating Quiescent Current	EN = high, I <sub>OUT</sub> = 0 mA, Device not switching		18	46	μΑ
I <sub>SD</sub>	Shutdown Current	EN = 0 V, Nominal value at $T_J$ = 25 °C, Max value at $T_J$ = 85 °C		1	8	μΑ
V <sub>UVLO</sub>	Undervoltage Lockout	Rising Input Voltage	2.8	2.9	3.0	V
	Threshold	Falling Input Voltage	2.5	2.6	2.7	V
T <sub>SD</sub>	Thermal Shutdown Temperature	Rising Junction Temperature		160		°C
	Thermal Shutdown Hysteresis			20		C
CONTROL	EN, SS/TR, PG, MODE, VSE	EL)			'	
V <sub>IH</sub>	High Level Input Voltage for VSEL, MODE pin		0.9			V
V <sub>IL</sub>	Low Level Input Voltage for VSEL, MODE pin				0.3	V
V <sub>IH</sub>	Input Threshold Voltage for EN pin; rising edge		0.77	0.8	0.83	V
V <sub>IL</sub>	Input Threshold Voltage for EN pin; falling edge		0.67	0.7	0.73	٧
I <sub>LKG_EN</sub>	Input Leakage Current for EN, VSEL, MODE	V <sub>IH</sub> = VIN or V <sub>IL</sub> = GND			100	nA
V <sub>TH PG</sub>	Power Good Threshold Voltage; dc level	Rising (%V <sub>OUT</sub> )	93%	96%	98%	
•	Hysteresis	Falling (%V <sub>OUT</sub> )	3%		4.5%	
V <sub>OL_PG</sub>	Power Good Output Low Voltage	I <sub>PG</sub> = 2 mA		0.07	0.3	V
I <sub>LKG_PG</sub>	Input Leakage Current (PG)	V <sub>PG</sub> = 5 V			100	nA
I <sub>SS/TR</sub>	SS/TR pin source current			2.5		μA
	I <sub>SS/TR</sub> tolerance	T <sub>J</sub> = -40 °C to +125 °C		±0.2		μΑ
	Tracking gain	V <sub>FB</sub> / V <sub>SS/TR</sub>	,	1		



over operating junction temperature ( $T_J$ = -40 °C to +125 °C) and  $V_{IN}$ = 3 V to 17 V. Typical values at  $V_{IN}$  = 12 V and  $T_A$ = 25 °C. (unless otherwise noted)


· · · · · · · · · · · · · · · · · · ·	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
	Tracking offset	feedback voltage with V <sub>SS/T</sub>	- <sub>R</sub> = 0 V		11		mV
POWER S	witch				,		
R <sub>DS(ON)</sub>	High-Side MOSFET ON- Resistance	$V_{IN} \geqslant 4 V$			100	180	mΩ
	Low-Side MOSFET ON- Resistance	$V_{IN} \geqslant 4 V$			39	67	mΩ
I <sub>LIMH</sub>	High-Side MOSFET Current Limit	dc value <sup>(2)</sup>		4.8	5.6	6.5	Α
I <sub>LIML</sub>	Low-Side MOSFET Current Limit	dc value <sup>(2)</sup>		4.8	5.6	6.5	Α
I <sub>LIMNEG</sub>	Negative current limit	dc value			1.5		Α
f <sub>SW</sub>	PWM Switching Frequency	MODE = high; VIN = 12V, V	/OUT = 3.3V; I <sub>OUT</sub> = 1A		2.5		MHz
OUTPUT							
V <sub>FB</sub>	Feedback Voltage				0.7		V
I <sub>LKG_FB</sub>	Input Leakage Current (FB)	V <sub>FB</sub> = 0.7 V			1	70	nA
V <sub>FB</sub>	Feedback Voltage	V <sub>IN</sub> ≥ V <sub>OUT</sub> +1 V	PWM mode	-1%		1%	
	Accuracy <sup>(1)</sup>	$V_{IN} \geqslant V_{OUT}$ +1 V; $V_{OUT} \geqslant$ 1.5 V	PFM mode; Co,eff ≥ 47 µF, L = 1 µH	-1%		2%	
		1 V ≤ V <sub>OUT</sub> < 1.5 V	PFM mode; Co,eff ≥ 47 µF, L = 1 µH	-1%		2.5%	
		V <sub>OUT</sub> < 1 V	PFM mode; Co,eff ≥ 75 µF, L = 1 µH	-1%		2.5%	
V <sub>FB</sub>	Feedback Voltage Accuracy with Voltage Tracking	$V_{IN} \geqslant V_{OUT}$ +1 V; $V_{SS/TR}$ = 0.35 V	PWM mode	-2%		7.5%	
R <sub>DS(ON)</sub>	FB2 resistance to GND when VSEL= high				10	30	Ω
I <sub>LKG_FB2</sub>	Input Leakage Current in FB2 when VSEL = low				1	70	nA
	Load Regulation	PWM mode operation			0.05		%/A
	Line Regulation	Line Regulation PWM mode operation, $I_{OUT}$ = 1 A, VIN $\geqslant$ Vout + 1 V or VIN $\geqslant$ 3.5 V whichever is larger			0.02		%/V
	Output Discharge Resistance	TPS62135 only			100		Ω
t <sub>delay</sub>	Start-up Delay time	I <sub>O</sub> = 0 mA, Time from EN=high to start switching; VIN applied already			200	300	μs
t <sub>ramp</sub>	Ramp time; SS/TR pin open	I <sub>O</sub> = 0 mA, Time from first sy nominal output voltage; dev			150		μs

<sup>(1)</sup> The output voltage accuracy in Power Save Mode can be improved by increasing the output capacitor value, reducing the output voltage ripple (see # 9.4.1).

<sup>(2)</sup> See also # 9.4.4 and # 9.4.5.



# 7.6 Typical Characteristics







图 7-2. Quiescent Supply Current vs Input Voltage



### **8 Parameter Measurement Information**

### 8.1 Schematic



Copyright © 2016, Texas Instruments Incorporated

图 8-1. Measurement Setup

表 8-1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
IC	17 V, 4 A Step-Down Converter	TPS62135; Texas Instruments
L	1 μH inductor	XFL4020-102; Coilcraft
CIN	10 μF, 25 V, Ceramic, 0805	TMK212BBJ106MG-T; Taiyo Yuden
COUT	2 x 10 μF, 16 V, Ceramic, 0805; all VOUT except 9 V and 1.2 V	EMK212BBJ106MG-T; Taiyo Yuden
COUT	3 x 10 μF, 16 V, Ceramic, 0805 for VOUT = 1.2 V	EMK212BBJ106MG-T; Taiyo Yuden
COUT	4 x 10 μF, 16 V, Ceramic, 0805 for VOUT = 9 V	EMK212BBJ106MG-T; Taiyo Yuden
CSS	3.3 nF, 10 V, Ceramic, X7R	-
R1	Depending on Vout; see 表 10-4	Standard 1% metal film
R2	Depending on Vout; see 表 10-4	Standard 1% metal film
R3	470 kΩ, Chip, 0603, 1/16 W, 1%	Standard 1% metal film

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated


### 9 Detailed Description

#### 9.1 Overview

The TPS62135 synchronous switched mode power converters are based on DCS-Control™ (Direct Control with Seamless Transition into Power Save Mode), an advanced regulation topology, that combines the advantages of hysteretic, voltage mode and current mode control. This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage. It sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To get accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

The DCS-Control™ topology supports PWM (Pulse Width Modulation) mode for medium and heavy load conditions and a Power Save Mode at light loads. During PWM, it operates at its nominal switching frequency in continuous conduction mode. This frequency is typically about 2.5 MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter enters Power Save Mode to sustain high efficiency down to very light loads. In Power Save Mode the switching frequency decreases linearly with the load current. Since DCS-Control™ supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless without effects on the output voltage. An internal current limit supports nominal output currents of up to 4 A. The TPS62135x family offers both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

### 9.2 Functional Block Diagram



The discharge switch on the VOS pin is only available in the TPS62135.

#### 9.3 Feature Description

#### 9.3.1 Precise Enable

The voltage applied at the Enable pin of the TPS62135x is compared to a fixed threshold of 0.8 V for a rising voltage. This allows to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The Precise Enable input allows the use as a user programmable undervoltage lockout by adding a resistor divider to the input of the Enable pin.

The enable input threshold for a falling edge is typically 100 mV lower than the rising edge threshold. The TPS62135x starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown, with a shutdown current of typically 1  $\mu$  A. In this mode, the internal high side and low side MOSFETs are turned off and the entire internal control circuitry is switched off.

#### 9.3.2 Power Good (PG)

The TPS62135x has a built in power good (PG) function to indicate whether the output voltage has reached its target. The PG signal can be used for startup sequencing of multiple rails. The PG pin is an open-drain output that requires a pull-up resistor to any voltage up to a voltage level of the input voltage at VIN. It can sink 2 mA of current and maintain its specified logic low level. PG is low when the device is turned off due to EN, UVLO or thermal shutdown, so it can be used to actively discharge Vout. VIN must remain present for the PG pin to stay low.

In case VSEL is used to change the output voltage during operation, PG is not blanked for a change from low output voltage to high output voltage. It therefore will indicate "power bad" if the voltage step is large enough to trigger the power good comparator.

If the power good output is not used, it is recommended to tie to GND or leave open.

#### 9.3.3 Pin-Selectable Output Voltage (VSEL and FB2)

The output voltage of the TPS62135x is set by the resistor divider from VOUT to FB to GND. The topology requires a voltage divider on FB, so the minimum output voltage is 0.8 V while the feedback voltage on the FB pin is 0.7 V.

VSEL and FB2 can optionally be used to enable a second resistor from FB2 to GND which increases the divider ratio, hence increasing the output voltage. See † 10.2.2.

#### 9.3.4 MODE

When MODE is set low, the device operates in PWM or PFM mode depending on the output current. Automatic Efficiency Enhancement (AEE) is enabled for highest efficiency over a wide input voltage, output voltage and output current range. The MODE pin allows to force PWM mode when set high. In forced PWM mode, AEE is disabled. See also #9.4.2.

#### 9.3.5 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

#### 9.3.6 Thermal Shutdown

The junction temperature  $(T_J)$  of the device is monitored by an internal temperature sensor. If  $T_J$  exceeds 160°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes low. When  $T_J$  decreases below the hysteresis amount of typically 20°C, the converter resumes normal operation, beginning with Soft-Start. During a PFM skip pause, the thermal shutdown is not active. See also # 9.4.2.

#### 9.4 Device Functional Modes

#### 9.4.1 Pulse Width Modulation (PWM) Operation

TPS62135x has two operating modes: Forced PWM mode discussed in this section and PWM/PFM as discussed in # 9.4.2.

With the MODE pin set to high, the TPS62135x operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of 2.5 MHz. The frequency variation in PWM is controlled and depends on VIN, VOUT and the inductance. The on-time in forced PWM mode is given by:

$$TON = \frac{VOUT}{VIN} \times 400 [ns] \tag{1}$$

#### 9.4.2 Power Save Mode Operation (PWM/PFM)

When the MODE pin is low, Power Save Mode is allowed. The device operates in PWM mode as long the output current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half the inductor's ripple current. For improved transient response, PWM mode is forced for 8 switching cycles if the output voltage is above target due to a load release. The Power Save Mode is entered seamlessly, if the load current decreases and the MODE pin is set low. This ensures a high efficiency in light load operation. The device remains in Power Save Mode as long as the inductor current is discontinuous.

In Power Save Mode the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of Power Save Mode is seamless in both directions.

The AEE function in TPS62135 and TPS621351 adjust the on-time (TON) in power save mode depending on the input voltage and the output voltage to maintain highest efficiency. The on-time, in steady-state operation, can be estimated as:

$$TON = 130 \times \frac{VIN}{VIN - VOUT} [ns]$$
(2)

For very small output voltages, an absolute minimum on-time of about 50 ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, which keeps efficiency high. Using TON, the typical peak inductor current in Power Save Mode is approximated by:

$$ILPSM_{(peak)} = \frac{(VIN - VOUT)}{L} \times TON$$
(3)

There is a minimum off-time which limits the duty cycle of the TPS62135x. When  $V_{IN}$  decreases to typically 15% above VOUT, the TPS62135x does not enter Power Save Mode, regardless of the load current. The device maintains output regulation in PWM mode.

The output voltage ripple in power save mode is given by 方程式 4:

$$\Delta V = \frac{L \times VIN^2}{200 \times C} \left( \frac{1}{VIN - VOUT} + \frac{1}{VOUT} \right) \tag{4}$$

### 9.4.3 100% Duty-Cycle Operation

The duty cycle of the buck converter operated in PWM mode is given as D = VOUT/VIN. The duty cycle increases as the input voltage comes close to the output voltage and the off-time gets smaller. When the minimum off-time of typically 80ns is reached, TPS62135 scales down its switching frequency while it approaches 100% mode. In 100% mode it keeps the high-side switch on continuously. The high-side switch stays turned on as long as the output voltage is below the internal set point. This allows the conversion of small



input to output voltage differences, for example for longest operation time of battery-powered applications. In 100% duty cycle mode, the low-side FET is switched off.

The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, can be calculated as:

$$VIN_{(\min)} = VOUT + IOUT(R_{DS(on)} + R_L)$$
(5)

where:

IOUT is the output current,

R<sub>DS(on)</sub> is the on-state resistance of the high-side FET and

R<sub>I</sub> is the DC resistance of the inductor used.

#### 9.4.4 HICCUP Current Limit And Short Circuit Protection (TPS62135 only)

The TPS62135 is protected against overload and short circuit events. If the inductor current exceeds the current limit I(LIMH), the high side switch is turned off and the low side switch is turned on to ramp down the inductor current. The high side FET turns on again only if the current in the low side FET has decreased below the low side current limit threshold. Once the high side switch current limit is triggered for 512 subsequent switching cycles, the device stops switching. After a typical delay of 800 µs, the device begins a new Soft-Start cycle. This is called HICCUP short circuit protection. TPS62135 repeats this mode until the short circuit condition disappears.

Due to internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic current limit is given as:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \times t_{PD} \tag{6}$$

where:

I<sub>LIMH</sub> is the static current limit as specified in the electrical characteristics

L is the effective inductance at the peak current

 $V_L$  is the voltage across the inductor ( $V_{IN}$  -  $V_{OUT}$ ) and

t<sub>PD</sub> is the internal propagation delay of typically 50 ns.

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high side switch peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMH} + \frac{VIN - VOUT}{L} \times 50 \, ns \tag{7}$$

### 9.4.5 Current Limit And Short Circuit Protection (TPS621351 only)

The TPS621351 is protected by a current limit the same as the TPS62135 but does not turn off after a certain time. This allows it to provide the maximum current, for example, charging a large output capacitance without the need to increase the Soft-Start time. 方程式 6 and 方程式 7 also apply.

#### 9.4.6 Soft-Start / Tracking (SS/TR)

The internal Soft-Start circuitry controls the output voltage slope during startup. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high to start operation, the device starts switching after a

delay of about 200  $\,\mu$  s then the internal reference and hence VOUT rises with a slope controlled by an external capacitor connected to the SS/TR pin.

Leaving SS/TR pin un-connected provides fastest startup behavior with 150 µs typically.

If the device is set to shutdown (EN = GND), undervoltage lockout or thermal shutdown, an internal resistor pulls the SS/TR pin down to ensure a proper low level. Returning from those states causes a new startup sequence as set by the SS/TR connection.

A voltage supplied to SS/TR can be used to track a master voltage. The output voltage follows this voltage in both directions up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current. The SS/TR pin of several devices must not be connected with each other.

#### 9.4.7 Output Discharge Function (TPS62135 only)

The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is being disabled but also to keep the output voltage close to 0 V when the device is off. The output discharge feature is only active once TPS62135 has been enabled at least once since the supply voltage was applied. The internal discharge resistor is connected to the VOS pin. The discharge function is enabled as soon as the device is disabled, in thermal shutdown or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V. Output discharge is not activated during a HICCUP current limit event.

#### 9.4.8 Starting into a Pre-Biased Load (TPS621351 only)

The TPS621351 is capable of starting into a pre-biased output. The device only starts switching when the internal Soft-Start ramp is equal or higher than the feedback voltage. If the voltage at the feedback pin is biased to a higher voltage than the nominal value, the TPS621351 does not start switching unless the voltage at the feedback pin drops to the target.

This functionality actually also applies to TPS62135 but the discharge function in TPS62135 keeps the voltage close to 0 V, so starting into a pre-biased output does not apply.

Copyright © 2022 Texas Instruments Incorporated

### 10 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 10.1 Application Information

### 10.1.1 Programming the Output Voltage

The output voltage of the TPS62135x is adjustable. It can be programmed for output voltages from 0.8 V to 12 V, using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to 700 mV. The value of the output voltage is set by the selection of the resistor divider from 方程式~8. It is recommended to choose resistor values which allow a current of at least 2 uA, meaning the value of R2 should not exceed  $400 \text{ k}\,\Omega$ . Lower resistor values are recommended for highest accuracy and most robust design.

$$R_1 = R_2 \times \left( \frac{VOUT}{VFB} - 1 \right) \tag{8}$$

### 10.1.2 External Component Selection

The external components have to fulfill the needs of the application, but also the stability criteria of the device's control loop. The TPS62135x is optimized to work within a range of external components. The LC output filters inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter (see # 10.1.6). & 10-1 can be used to simplify the output filter component selection.

				•		
	4.7 μF	10 μF	22 µF	47 μF	100 μF	200 μF
0.68 µH		√	√	√		
1 μH		√	√ (2)	√	√	√
1.5 µH		√	√	√	√	√
2.2 µH		√	√	√	√	√
3.3 µH						

表 10-1. Recommended LC Output Filter Combinations<sup>(1)</sup>

- (1) The values in the table are nominal values.
- (2) This LC combination is the standard value and recommended for most applications.
- (3) Output capacitance needs to have a ESR of  $\geq$  10 m  $\Omega$  for stable operation, see also # 10.3.2.

#### 10.1.3 Inductor Selection

The TPS62135x is designed for a nominal 1-µH inductor. Larger values can be used to achieve a lower inductor current ripple but they may have a negative impact on efficiency and transient response. Smaller values than 1µH will cause a larger inductor current ripple which causes larger negative inductor current in forced PWM mode at low or no output current. Therefore they are not recommended at large voltages across the inductor as it is the case for high input voltages and low output voltages. With low output current in forced PWM mode this causes a larger negative inductor current peak which may exceed the negative current limit. At low or no output current and small inductor values the output voltage can therefore not be regulated any more. More detailed information on further LC combinations can be found in SLVA463.

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PFM transition point and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). 方程式 9 calculates the maximum inductor current.

$$I_{L(\text{max})} = I_{OUT(\text{max})} + \frac{\Delta I_{L(\text{max})}}{2}$$
(9)



$$\Delta I_{L(\text{max})} = \frac{VIN_{(\text{max})}}{L_{(\text{min})}} \times 100 ns \tag{10}$$

where:

I<sub>I</sub> (max) is the maximum inductor current

△ I<sub>I</sub> is the Peak to Peak Inductor Ripple Current

L(min) is the minimum effective inductor value.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well. The following inductors have been used with the TPS62135x and are recommended for use:

₹ 10-2. List of illudctors					
TYPE	INDUCTANCE [µH]	CURRENT [A] <sup>(1)</sup>	DIMENSIONS [LxBxH] mm	MANUFACTURER	
XFL4020-102ME	1.0 µH, ±20%	5.4	4 x 4 x 2.1	Coilcraft	
XAL4020-102ME	1.0 μH, ±20%	8.7	4 x 4 x 2.1	Coilcraft	
XAL4020-152ME	1.5 μH, ±20%	7.1	4 x 4 x 2.1	Coilcraft	
XFL4030-102ME	1.0 μH, ±20%	4.1	4 x 4 x 3.1	Coilcraft	
1277AS-H-1R0M (DFF322512C)	1.0 uH +20%	3 1(2)	32x25x12	Murata	

表 10-2. List of Inductors

The inductor value also determines the load current at which Power Save Mode is entered:

$$I_{load(PSM)} = \frac{1}{2} \Delta I_L \tag{11}$$

#### 10.1.4 Capacitor Selection

#### 10.1.4.1 Output Capacitor

The recommended value for the output capacitor is 22 µF. The architecture of the TPS62135x allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric. Using a higher value has advantages like smaller voltage ripple and a tighter DC output accuracy in Power Save Mode (see SLVA463).

In Power Save Mode, the output voltage ripple depends on the output capacitance, its ESR, ESL and the peak inductor current. Using ceramic capacitors provides small ESR, ESL and low ripple. The output capacitor needs to be as close as possible to the device.

For large output voltages the dc bias effect of ceramic capacitors is large and the effective capacitance has to be observed.

#### 10.1.4.2 Input Capacitor

For most applications, 10  $\mu$ F nominal is sufficient and is recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low ESR multilayer ceramic capacitor (MLCC) is recommended for best filtering and should be placed between VIN and GND as close as possible to those pins.

表 10-3. List of Capacitors<sup>(1)</sup>

TYPE	NOMINAL CAPACITANCE [μF]	VOLTAGE RATING [V]	SIZE	MANUFACTURER
TMK212BBJ106MG-T	10	25	0805	Taiyo Yuden

<sup>(1)</sup> Lower of I<sub>RMS</sub> at 40°C rise or I<sub>SAT</sub> at 30% drop.

<sup>(2)</sup> For smallest size solutions that in average do not require the full output current TPS62135x can provide.



### 表 10-3. List of Capacitors<sup>(1)</sup> (continued)

TYPE	NOMINAL CAPACITANCE [μF]	VOLTAGE RATING [V]	SIZE	MANUFACTURER
EMK212BBJ226MG-T	22	16	0805	Taiyo Yuden

(1) Lower of I<sub>RMS</sub> at 40°C rise or I<sub>SAT</sub> at 30% drop.

#### 10.1.4.3 Soft-Start Capacitor

A capacitor connected between SS/TR pin and GND allows a user programmable start-up slope of the output voltage. A constant current source provides typically 2.5 µA to charge the external capacitance. The capacitor required for a given Soft-Start ramp time is given by:

$$C_{SS} = t_{SS} \times \frac{2.5\mu A}{0.7V} \quad [F] \tag{12}$$

where:

C<sub>SS</sub> is the capacitance required at the SS/TR pin and

t<sub>SS</sub> is the desired Soft-Start ramp time

The fastest achievable typical ramp time is 150  $\mu$ s even if the external C<sub>ss</sub> capacitance is lower than 680 pF or the pin is open.

#### 10.1.5 Tracking Function

If a tracking function is desired, the SS/TR pin can be used for this purpose by connecting it to an external tracking voltage. The output voltage tracks that voltage with the typical gain and offset as specified in the electrical characteristics.

When the SS/TR pin voltage is above 0.7 V, the internal voltage is clamped and the device goes to normal regulation. This works for rising and falling tracking voltages with the same behavior, as long as the input voltage is inside the recommended operating conditions. For decreasing SS/TR pin voltage in PFM mode, the device does not sink current from the output. The resulting decrease of the output voltage may therefore be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is  $V_{IN}$  + 0.3 V. The SS/TR pin is internally connected with a resistor to GND when EN = 0.

If the input voltage drops below undervoltage lockout, the output voltage will go to zero, independent of the tracking voltage. 200 10-1 shows how to connect devices to get ratiometric and simultaneous sequencing by using the tracking function. See also  $\frac{100}{100}$  10.3.3 in the systems examples. SS/TR is internally clamped to approximately 3 V.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




图 10-1. Schematic for Ratiometric and Simultaneous Startup

The resistive divider of R5 and R6 can be used to change the ramp rate of VOUT2 to be faster, slower or the same as VOUT1.

A sequential startup is achieved by connecting the PG pin of VOUT of DEVICE 1 to the EN pin of DEVICE2. PG requires a pull-up resistor. Ratiometric start up sequence happens if both supplies are sharing the same Soft-Start capacitor. 方程式 12 gives the Soft-Start time, though the SS/TR current has to be doubled. Details about these and other tracking and sequencing circuits are found in SLVA470.

Note: If the voltage at the FB pin is below its typical value of 0.7 V, the output voltage accuracy may have a wider tolerance than specified. The current of 2.5  $\mu$ A out of the SS/TR pin also has an influence on the tracking function, especially for high resistive external voltage dividers on the SS/TR pin.

#### 10.1.6 Output Filter and Loop Stability

The devices of the TPS6213x family are internally compensated to be stable with L-C filter combinations corresponding to a corner frequency to be calculated with 方程式 13:

$$f_{LC} = \frac{1}{2\pi\sqrt{L \cdot C}} \tag{13}$$

Proven nominal values for inductance and ceramic capacitance are given in 表 10-1 and are recommended for use. Different values may work, but care has to be taken on the loop stability which is affected. More information including a detailed LC stability matrix can be found in SLVA463.

The TPS62135x devices include an internal 15 pF feedforward capacitor, connected between the VOS and FB pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors of the feedback divider, per equation 方程式 14 and 方程式 15:

$$f_{zero} = \frac{1}{2\pi \times R_1 \times 15 \, pF} \tag{14}$$



$$f_{pole} = \frac{1}{2\pi \times 15 \, pF} \left( \frac{1}{R_1} + \frac{1}{R_2} \right) \tag{15}$$

Though the TPS62135x devices are stable without the pole and zero being in a particular location, adjusting their location to the specific needs of the application can provide better performance in Power Save mode and/or improved transient response. An external feedforward capacitor can also be added. A more detailed discussion on the optimization for stability versus transient response can be found in SLVA289 and SLVA466.

#### **10.2 Typical Applications**

#### 10.2.1 Typical Application with Adjustable Output Voltage




图 10-2. Typical Application

### 10.2.1.1 Design Requirements

The design guideline provides a component selection to operate the device within the recommended operating conditions. See 表 8-1 for the Bill of Materials used to generate the application curves.

#### 10.2.1.2 Detailed Design Procedure

$$R_1 = R_2 \times \left(\frac{VOUT}{VFB} - 1\right) \tag{16}$$


With VFB = 0.7 V:

表 10-4. Setting the Output Voltage


NOMINAL OUTPUT VOLTAGE	R1	R2	EXACT OUTPUT VOLTAGE
0.8 V	51 kΩ	<b>360</b> k Ω	0.799 V
1.2 V	130 k Ω	180 kΩ	1.206 V
1.5 V	150 kΩ	130 kΩ	1.508 V
1.8 V	470 kΩ	<b>300</b> k Ω	1.797 V
2.5 V	620 k Ω	240 k Ω	2.508 V
3.3 V	560 kΩ	150 kΩ	3.313 V
5 V	510 kΩ	82 k Ω	5.054 V
9 V	510 kΩ	43 k Ω	9.002 V
12 V	1000 kΩ	<b>62 k</b> Ω	11.99 V




#### 10.2.1.3 Application Curves































































#### 10.2.2 Typical Application using VSEL and FB2




图 10-80. Typical Application using VSEL

#### 10.2.2.1 Design Requirements

VSEL allows to switch between two output voltages by changing the output voltage divider ratio. This is done by an internal MOSFET connecting resistor R3 to GND. Pulling VSEL high turns on the MOSFET that connects R3 in parallel to R2. The divider ratio is changed such that the output voltage increases from Vo1 to Vo2.


When the output voltage is ramped down and the device is in forced PWM mode, the device will sink current.

#### 10.2.2.2 Detailed Design Procedure

TPS62135x typically does not require a feed forward capacitor in parallel to R1. For a large voltage change such as 3.3 V to 5 V, a small feed forward capacitor  $C_{FF}$ helps to improve the settling behavior. In order to switch from an output voltage of for example 3.3 V to an output voltage of 5 V, set the resistor divider for R1 and R2 to 3.3V and calculate R3 with 方程式 17. With R1 = 560 k $\Omega$  and R2 = 150 k $\Omega$  this gives R3 = 232 k $\Omega$ . A feedforward capacitor of 12 pF was used to get a voltage transition as shown below.

$$R3 = \frac{Vo1 \times R1 \times R2^{2}}{(Vo2 - Vo1)(R1 \times R2 + R2^{2})} \quad for \ Vo2 > Vo1$$
(17)

#### 10.2.2.3 Application Curves



## 10.3 System Examples

#### 10.3.1 LED Power Supply

The TPS62135x can be used as a power supply for power LEDs. The FB pin can be easily set down to lower values than nominal by using the SS/TR pin. With that, the voltage drop on the sense resistor is low to avoid excessive power loss. Since this pin provides 2.5  $\mu$ A, the feedback pin voltage can be adjusted by an external resistor per 方程式 18. This drop, proportional to the LED current, is used to regulate the output voltage (anode voltage) to a proper level to drive the LED. Both analog and PWM dimming are supported with the TPS62135x. 图 10-83 shows an application circuit, tested with analog dimming:




图 10-83. Single Power LED Supply

The resistor at SS/TR defines the FB voltage. It is set to 350 mV by R5 = 140 k $\Omega$  using 方程式 18. This cuts the losses on R4 to half from the nominal 0.7 V of feedback voltage while it still provides good accuracy.

$$V_{FB} = 2.5 \mu A \times R_{SS/TR} + 11 mV \tag{18}$$

The device now supplies a constant current set by resistor R4 from FB to GND. The minimum input voltage has to be rated according the forward voltage needed by the LED used. More information is available in the Application Note SLVA451.

#### 10.3.2 Powering Multiple Loads

In applications where TPS62135x is used to power multiple load circuits, it may be the case that the total capacitance on the output is very large. In order to properly regulate the output voltage, there needs to be an appropriate AC signal level on the VOS pin. Tantalum capacitors have a large enough ESR to keep output voltage ripple sufficiently high on the VOS pin. With low ESR ceramic capacitors, the output voltage ripple may get very low, so it is not recommended to use a large capacitance directly on the output of the device. If there are several load circuits with their associated input capacitor on a pcb, these loads are typically distributed across the board. This adds enough trace resistance ( $R_{trace}$ ) to keep a large enough AC signal on the VOS pin for proper regulation.

The minimum total trace resistance on the distributed load is 10 m  $\Omega$ . The total capacitance n x Cin in the use case below was 32 x 47 uF of ceramic X7R capacitors.






图 10-84. Multiple Loads

#### 10.3.3 Voltage Tracking

DEVICE 2 follows the voltage applied to the SS/TR pin. A ramp on SS/TR to 0.7 V ramps the output voltage according to the 0.7 V reference.

Tracking the 3.3 V of DEVICE 1 requires a resistor divider on SS/TR of DEVICE 2 equal to the output voltage divider of DEVICE 1. The output current of 2.5 $\mu$ A from the SS/TR pin cases an offset voltage on the resistor divider formed by R5 and R6. The equivalent resistance of R6 // R5 should therefore be kept below 15k  $\Omega$ .




图 10-85. Tracking Example

Submit Document Feedback




图 10-86. Tracking

### 10.3.4 Precise Soft-Start Timing

The SS/TR pin of the TPS62135x can be used for tracking as well as for setting the Soft-Start time. The TPS62135x has one GND terminal which is used for the power ground as well as for the analog ground connection. While starting the device with a load current above approximately 1 A, the noise on the GND connection can lead to a Soft-Start time shorter than calculated. There are two external work arounds as given below.

Adding a 10 k $\Omega$  resistor filters the noise on the GND connection and keeps the Soft-Start time at the value calculated.

☑ 10-88 does not require an external component. It provides a connection to the internal analog ground by using the FB2 pin and its internal NMOS to that node. The internal NMOS needs to be turned ON by setting VSEL = high.




图 10-87. Adding a Series Resistor to CSS






图 10-88. Connecting CSS to the Internal Analog Ground by using FB2



# 11 Power Supply Recommendations

The power supply to the TPS62135x needs to have a current rating according to the supply voltage, output voltage, and output current of the TPS62135x.



## 12 Layout

## 12.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore the PCB layout of the TPS62135x demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses, increased EMI radiation and noise sensitivity.

See 🖺 12-1 for the recommended layout of the TPS62135x, which is designed for common external ground connections. The input capacitor should be placed as close as possible between the VIN and GND pin of TPS62135x. Also connect the VOS pin in the shortest way to VOUT at the output capacitor.

Provide low inductive and resistive paths for loops with high di/dt. Therefore paths conducting the switched load current should be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore the input and output capacitance should be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct an alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.


Sensitive nodes like FB and VOS need to be connected with short wires and not nearby high dv/dt signals (for example SW). As they carry information about the output voltage, they should be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin as well as the FB resistors, R1 and R2, should be kept close to the IC and connect directly to those pins and the system ground plane. The same applies to R3 if FB2 is used to scale the output voltage.

The package uses the pins for power dissipation. Thermal vias on the VIN, GND and SW pins help to spread the heat through the pcb.

In case any of the digital inputs EN, VSEL or MODE need to be tied to the input supply voltage at VIN, the connection must be made directly at the input capacitor as indicated in the schematics.

The recommended layout is implemented on the EVM and shown in its User's Guide, SLVUAI7.

#### 12.2 Layout Example



### 12.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:



#### www.ti.com.cn

- Improving the power dissipation capability of the PCB design, for example, increasing copper thickness, thermal vias, number of layers
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Note (SZZA017), and (SPRA953).

The TPS62135x is designed for a maximum operating junction temperature (T<sub>J</sub>) of 125 °C. Therefore the maximum output power is limited by the power losses that can be dissipated over the actual thermal resistance, given by the package and the surrounding PCB structures. If the thermal resistance of the package is given, the size of the surrounding copper area and a proper thermal connection of the IC can reduce the thermal resistance. To get an improved thermal behavior, it's recommended to use top layer metal to connect the device with wide and thick metal lines. Internal ground layers can connect to vias directly under the IC for improved thermal performance.

If short circuit or overload conditions are present, the device is protected by limiting internal power dissipation.



## 13 Device and Documentation Support

## 13.1 Device Support

### 13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 13.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 13.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 13.4 Trademarks

DCS-Control<sup>™</sup> and AEE<sup>™</sup> are trademarks of Texas Instruments.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

# 13.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 13.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	Lead finish/ MSL rating/		Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS621351RGXR	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	621351
TPS621351RGXR.A	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	621351
TPS621351RGXR.B	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	621351
TPS621351RGXT	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	621351
TPS621351RGXT.A	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	621351
TPS621351RGXT.B	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	621351
TPS62135RGXR	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	62135
TPS62135RGXR.A	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62135
TPS62135RGXR.B	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62135
TPS62135RGXT	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	62135
TPS62135RGXT.A	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62135
TPS62135RGXT.B	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62135

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Sep-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS621351RGXR	VQFN- HR	RGX	11	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62135RGXR	VQFN- HR	RGX	11	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62135RGXT	VQFN- HR	RGX	11	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

www.ti.com 20-Sep-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS621351RGXR	VQFN-HR	RGX	11	3000	341.0	182.0	80.0
TPS62135RGXR	VQFN-HR	RGX	11	3000	341.0	182.0	80.0
TPS62135RGXT	VQFN-HR	RGX	11	250	341.0	182.0	80.0



PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月