











TPS61256A

ZHCSHT5A - JULY 2011 - REVISED MARCH 2018

# 采用芯片级封装并具有 2.3A 电流限制的 TPS61256A 3.5MHz 高效升压转 换器

#### 1 特性

- 运行频率为 3.5MHz 时,效率 93%
- 36µA 静态电流
- 2.5V 至 5.5V 的宽输入电压范围
- V<sub>OUT</sub> = 5.0V, V<sub>IN</sub> ≥3.3V 时,I<sub>OUT</sub> ≥1000mA
- DC 电压输出总精度为 ±2%
- 轻负载频率脉冲调制 (PFM) 模式
- 关断期间的真正负载断开
- 热关断和过载保护
- 只需三个表面贴装外部组件
- 总解决方案尺寸 < 35mm²</li>
- 9 引脚 NanoFree<sup>TM</sup>(CSP) 封装


#### 2 应用范围

- 手机、智能电话
- 平板电脑
- 单声道和立体声 APA "应用"列表的

## 3 说明

TPS61256A 器件为电池供电的便携式 应用提供了一个电源解决方案。旨在面向低功耗 应用的 TPS61256A 支持来自一节电池(放电电压低至 2.7V)的高达800mA 的负载电流,并且允许使用低成本芯片电感器和电容器。

#### 最小解决方案尺寸应用



借助 2.5V-5.5V 的宽输入电压范围,该器件支持由各种电压的锂离子电池进行供电的 应用 并提供 5.0V 的固定输出电压。

TPS61256A 在 3.5MHz 的调节开关频率下运行,在轻负载电流情况下会进入省电模式,以便在整个负载电流范围内保持高效率。PFM 模式可在轻负载工作时将静态电流降至 36μA(典型值),从而可延长电池使用寿命。关断模式下的输入电流低于 5μA,从而最大程度地延长电池寿命。

TPS61256A 能够最大限度地减少外部组件的数量,因此具有很小的解决方案尺寸。为了实现小解决方案尺寸,允许使用小型电感器和输入电容器。在关断期间,负载从电池上完全断开。


这些器件具有有限的内置 ESD 保护功能。存储或装卸时,应将导线短接在一起或将器件放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS61256A	YFF	1.206mm x 1.306mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

# 效率与负载电流间的关系





		目录			
1	特性	1		8.7 Feature Description	10
2	应用范围			8.8 Device Functional Modes	12
3			9	Application and Implementation	13
4	修订历史记录			9.1 Application Information	13
5	Pin Configuration and Functions			9.2 Typical Application	13
6	Specifications		10	Power Supply Recommendations	18
Ü	6.1 Absolute Maximum Ratings		11	Layout	19
	6.2 ESD Ratings			11.1 Layout Guidelines	
	6.3 Recommended Operating Conditions			11.2 Layout Example	19
	6.4 Thermal Information			11.3 Thermal Information	19
	6.5 Electrical Characteristics		12	Package Summary	20
	6.6 Typical Characteristics			12.1 Package Dimensions	
7	Parameter Measurement Information		13	器件和文档支持	21
8	Detailed Description			13.1 器件支持	<b>2</b> 1
Ū	8.1 Overview			13.2 接收文档更新通知	<mark>2</mark> 1
	8.2 Softstart			13.3 社区资源	<mark>2</mark> 1
	8.3 Undervoltage Lockout			13.4 商标	21
	8.4 Thermal Regulation			13.5 静电放电警告	21
	8.5 Thermal Shutdown			13.6 Glossary	21
	8.6 Functional Block Diagram		14	机械、封装和可订购信息	22


# 4 修订历史记录


Cł	hanges from Original (July 2011) to Revision A		
•	首次公开发布数据表。	1	
•	如需了解新数据表格式和添加的部分,请参阅"目录"。		
		2	



# 5 Pin Configuration and Functions

#### YFF Package 9-Bump DSBGA Top View





#### **Pin Functions**

TERM	IINAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
EN	В3	1	This is the enable pin of the device. Connecting this pin to ground forces the device into shutdown mode. Pulling this pin high enables the device. This pin must not be left floating and must be terminated.
GND	C1, C2, C3		Ground pin.
SW	B1, B2	I/O	This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.
VIN	А3	I	Power supply input.
VOUT	A1, A2	0	Boost converter output.

# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT
Input voltage	Voltage at VIN <sup>(2)</sup> , VOUT <sup>(2)</sup> , SW <sup>(2)</sup> , EN <sup>(2)</sup>	-0.3 to 7	V
Input current	Steady state DC current into SW	2.3	Α
Power dissipation Internall		y limited	
	Operationg temperature range, T <sub>A</sub> <sup>(3)</sup>	-40 to 85	°C
Temperature range	Operating virtual junction, T <sub>J</sub>	-40 to 150	°C
	Storage temperature range, T <sub>stg</sub>	-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to network ground terminal.

<sup>(3)</sup> In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A(max)</sub>) is dependent on the maximum operating junction temperature (T<sub>J(max)</sub>), the maximum power dissipation of the device in the application (P<sub>D(max)</sub>), and the junction-to-ambient thermal resistance of the part/package in the application (θ<sub>JA</sub>), as given by the following equation: T<sub>A(max)</sub> = T<sub>J(max)</sub> – (θ<sub>JA</sub> X P<sub>D(max)</sub>). To achieve optimum performance, it is recommended to operate the device with a maximum junction temperature of 105°C.



#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (2)	±2000	V
V <sub>(ESD)</sub> <sup>(1)</sup>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(3)</sup>	±1000	V
		Machine Model - (MM)	±200	V

- (1) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.
- (2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

## 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{I}$	Input voltage range	2.5		4.85	V
$R_L$	Minimum resistive load for start-up	55			Ω
L	Inductance	0.7	1.0	2.9	μΗ
Co	Output capacitance	10	20	50	μF
T <sub>A</sub>	Ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

#### 6.4 Thermal Information

		TPS61256A	
	THERMAL METRIC	YFF	UNIT
		9 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.3	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	1.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	18	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.2	
ΨЈВ	Junction-to-board characterization parameter	17.9	

#### 6.5 Electrical Characteristics

Minimum and maximum values are at  $V_{IN}$  = 2.5V to 5.5V,  $V_{OUT}$  = 5.0V (or  $V_{IN}$ , whichever is higher), EN = 1.8V,  $T_A$  = -40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at  $V_{IN}$  = 3.6V,  $V_{OUT}$  = 5.0V, EN = 1.8V,  $T_A$  = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT			
SUPPLY	SUPPLY CURRENT							
	Operating quiescent current into V <sub>IN</sub>	I <sub>OUT</sub> = 0mA, V <sub>OUT</sub> = 5.0V, V <sub>IN</sub> = 3.6V	33	45	μΑ			
IQ	Operating quiescent current into V <sub>OUT</sub>	EN = V <sub>IN</sub> Device not switching	7	15	μΑ			
I <sub>SD</sub>	Shutdown current	EN = GND	0.85	5.0	μΑ			
.,	V <sub>UVLO</sub> Under-voltage lockout threshold	Falling	2.0	2.1	٧			
VUVLO		Hysteresis	0.1		٧			
ENABLE			•					
V <sub>IL</sub>	Low-level input voltage			0.4	V			
V <sub>IH</sub>	High-level input voltage		1.0		V			
I <sub>lkg</sub>	Input leakage current	Input connected to GND or V <sub>IN</sub>		0.5	μA			




# Electrical Characteristics (接下页)

Minimum and maximum values are at  $V_{IN}$  = 2.5V to 5.5V,  $V_{OUT}$  = 5.0V (or  $V_{IN}$ , whichever is higher), EN = 1.8V,  $T_A$  = -40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at  $V_{IN}$  = 3.6V,  $V_{OUT}$  = 5.0V, EN = 1.8V,  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPU	Г				·	
		2.5V ≤ V <sub>IN</sub> ≤ 4.85V, I <sub>OUT</sub> = 0mA PWM operation. Open Loop	4.92	5.0	5.08	V
V <sub>OUT</sub>	DC output voltage accuracy	$2.5V \le V_{IN} \le 4.85V$ , $0mA \le I_{OUT} \le 650mA$ $3.3V \le V_{IN} \le 4.85V$ , $0mA \le I_{OUT} \le 1000mA$ PFM/PWM operation	4.9	5.0	5.2	V
41/	Power-save mode output ripple voltage	PFM operation, I <sub>OUT</sub> = 1mA		30		mVpk
$\Delta V_{OUT}$	PWM mode output ripple voltage	PWM operation, I <sub>OUT</sub> = 200mA		15		mVpk
POWER	SWITCH					
_	High-side MOSFET on resistance			170		mΩ
r <sub>DS(on)</sub>	Low-side MOSFET on resistance			100		mΩ
I <sub>lkg</sub>	Reverse leakage current into VOUT	EN = GND			3.5	μΑ
	Pre-charge current limit		165	215	265	mA
I <sub>LIM</sub>	Switch valley current limit	EN = V <sub>IN</sub> . Open Loop	1900	2400	2900	mA
	Overtemperature protection			140		°C
	Overtemperature hysteresis			20		°C
OSCILL	ATOR				<u>'</u>	
fosc	Oscillator frequency	V <sub>IN</sub> = 3.6V		3.5		MHz
TIMING						
	Start-up time	I <sub>OUT</sub> = 0mA Time from active EN to V <sub>OUT</sub>		700		μs




#### 6.6 Typical Characteristics





# Typical Characteristics (接下页)





# 7 Parameter Measurement Information




表 1. List of Components

REFERENCE	DESCRIPTION	PART NUMBER, MANUFACTURER
L	1.0μH, 2.5A, 50mΩ, 3.2 x 2.5 x 1.2mm max. height	DFE322512C-1R0N, TOKO
C <sub>I</sub>	10μF, 6.3V, 0603, X5R ceramic	GRM188R60J106ME84, muRata
C <sub>O</sub>	22μF, 10V, 1210, X5R ceramic	GRM32ER71A226K, muRata



# 8 Detailed Description

#### 8.1 Overview

The TPS61256A synchronous step-up converter typically operates at a quasi-constant 3.5-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the TPS61256A converter operates in power-save mode with pulse frequency modulation (PFM).

During PWM operation, the converter uses a novel quasi-constant on-time valley current mode control scheme to achieve excellent line/load regulation and allows the use of a small ceramic inductor and capacitors. Based on the  $V_{IN}/V_{OUT}$  ratio, a simple circuit predicts the required on-time.

At the beginning of the switching cycle, the low-side N-MOS switch is turned-on and the inductor current ramps up to a peak current that is defined by the on-time and the inductance. In the second phase, once the on-timer has expired, the rectifier is turned-on and the inductor current decays to a preset valley current threshold. Finally, the switching cycle repeats by setting the on timer again and activating the low-side N-MOS switch.

In general, a dc/dc step-up converter can only operate in "true" boost mode, i.e. the output "boosted" by a certain amount above the input voltage. The TPS61256A device operates differently as it can smoothly transition in and out of zero duty cycle operation. Therefore the output can be kept as close as possible to its regulation limits even though the converter is subject to an input voltage that tends to be excessive. Refer to the typical characteristics section (DC Output Voltage vs. Input Voltage) for further details.

The current mode architecture with adaptive slope compensation provides excellent transient load response, requiring minimal output filtering. Internal soft-start and loop compensation simplifies the design process while minimizing the number of external components.

#### 8.2 Softstart

The TPS61256A device has an internal softstart circuit that limits the inrush current during start-up. The first step in the start-up cycle is the pre-charge phase. During pre-charge, the rectifying switch is turned on until the output capacitor is charged to a value close to the input voltage. The rectifying switch is current limited (approx. 200mA) during this phase. This mechanism is used to limit the output current under short-circuit condition.

Once the output capacitor has been biased to the input voltage, the converter starts switching. The soft-start system progressively increases the on-time as a function of the input-to-output voltage ratio. As soon as the output voltage is reached, the regulation loop takes control and full current operation is permitted.

#### 8.3 Undervoltage Lockout

The under voltage lockout circuit prevents the device from malfunctioning at low input voltages and the battery from excessive discharge. It disables the output stage of the converter once the falling  $V_{IN}$  trips the under-voltage lockout threshold  $V_{UVLO}$  which is typically 2.0V. The device starts operation once the rising  $V_{IN}$  trips  $V_{UVLO}$  threshold plus its hysteresis of 100 mV at typ. 2.1V.


#### 8.4 Thermal Regulation

The TPS61256A device contains a thermal regulation loop that monitors the die temperature during the precharge phase. If the die temperature rises to high values of about 110 °C, the device automatically reduces the current to prevent the die temperature from increasing further. Once the die temperature drops about 10 °C below the threshold, the device will automatically increase the current to the target value. This function also reduces the current during a short-circuit condition.

#### 8.5 Thermal Shutdown

As soon as the junction temperature,  $T_J$ , exceeds 140°C (typ.) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned-off. When the junction temperature falls below the thermal shutdown minus its hysteresis, the device continuous the operation.

#### 8.6 Functional Block Diagram




#### 8.7 Feature Description

#### 8.7.1 Power-Save Mode

The TPS61256A integrates a power-save mode to improve efficiency at light load. In power save mode the converter only operates when the output voltage trips below a set threshold voltage.

It ramps up the output voltage with several pulses and goes into power save mode once the output voltage exceeds the set threshold voltage.

The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode.





## Feature Description (接下页)

#### 8.7.2 Current Limit Operation

The TPS61256A device employs a valley current limit sensing scheme. Current limit detection occurs during the off-time by sensing of the voltage drop across the synchronous rectifier.

The output voltage is reduced as the power stage of the device operates in a constant current mode. The maximum continuous output current  $(I_{OUT(CL)})$ , before entering current limit (CL) operation, can be defined by  $\stackrel{\sim}{L}$  1.

$$I_{OUT(CL)} = (1 - D) \cdot (I_{VALLEY} + \frac{1}{2} \Delta I_L)$$
(1)

The duty cycle (D) can be estimated by 公式 2

$$D = 1 - \frac{V_{IN} \cdot \eta}{V_{OUT}}$$
 (2)

and the peak-to-peak current ripple ( $\Delta I_L$ ) is calculated by  $\Delta \vec{x}$  3

$$\Delta I_{L} = \frac{V_{IN}}{L} \cdot \frac{D}{f} \tag{3}$$

The output current,  $I_{OUT(DC)}$ , is the average of the rectifier ripple current waveform. When the load current is increased such that the lower peak is above the current limit threshold, the off-time is increased to allow the current to decrease to this threshold before the next on-time begins (so called frequency fold-back mechanism). When the current limit is reached the output voltage decreases during further load increase.

illustrates the inductor and rectifier current waveforms during current limit operation.




图 13. Inductor/Rectifier Currents In Current Limit Operation

#### 8.7.3 **Enable**

The TPS61256A device starts operation when EN is set high and starts up with the soft-start sequence. For proper operation, the EN pin must be terminated and must not be left floating.

Pulling the EN pin low forces the device in shutdown, with a shutdown current of typically  $1\mu A$ . In this mode, true load disconnect between the battery and load prevents current flow from  $V_{IN}$  to  $V_{OUT}$ , as well as reverse flow from  $V_{OUT}$  to  $V_{IN}$ .



## Feature Description (接下页)

#### 8.7.4 Load Disconnect And Reverse Current Protection

Regular boost converters do not disconnect the load from the input supply and therefore a connected battery will be discharge during shutdown. The advantage of TPS61256A is that this converter is disconnecting the output from the input of the power supply when it is disabled (so called true shutdown mode). In case of a connected battery it prevents it from being discharge during shutdown of the converter.

#### 8.8 Device Functional Modes

#### 8.8.1 Load Disconnect And Reverse Current Protection

Regular boost converters do not disconnect the load from the input supply and therefore a connected battery will be discharge during shutdown. The advantage of TPS61256A is that this converter is disconnecting the output from the input of the power supply when it is disabled (so called true shutdown mode). In case of a connected battery it prevents it from being discharge during shutdown of the converter.

#### 8.8.2 Softstart

The TPS61256A device has an internal softstart circuit that limits the inrush current during start-up. The first step in the start-up cycle is the pre-charge phase. During pre-charge, the rectifying switch is turned on until the output capacitor is charged to a value close to the input voltage. The rectifying switch is current limited (approx. 200mA) during this phase. This mechanism is used to limit the output current under short-circuit condition.

Once the output capacitor has been biased to the input voltage, the converter starts switching. The soft-start system progressively increases the on-time as a function of the input-to-output voltage ratio. As soon as the output voltage is reached, the regulation loop takes control and full current operation is permitted.

#### 8.8.3 Undervoltage Lockout

The under voltage lockout circuit prevents the device from malfunctioning at low input voltages and the battery from excessive discharge. It disables the output stage of the converter once the falling  $V_{IN}$  trips the under-voltage lockout threshold  $V_{UVLO}$  which is typically 2.0V. The device starts operation once the rising  $V_{IN}$  trips  $V_{UVLO}$  threshold plus its hysteresis of 100 mV at typ. 2.1V.

#### 8.8.4 Thermal Regulation

The TPS61256A device contains a thermal regulation loop that monitors the die temperature during the precharge phase. If the die temperature rises to high values of about 110 °C, the device automatically reduces the current to prevent the die temperature from increasing further. Once the die temperature drops about 10 °C below the threshold, the device will automatically increase the current to the target value. This function also reduces the current during a short-circuit condition.

#### 8.8.5 Thermal Shutdown

As soon as the junction temperature, T<sub>J</sub>, exceeds 140°C (typ.) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned-off. When the junction temperature falls below the thermal shutdown minus its hysteresis, the device continuous the operation.



# 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

With a wide input voltage range of 2.5 V to 5.5 V, the TPS61256A supports applications powered by Li-Ion batteries with extended voltage range. Intended for low-power applications, it supports up to 800-mA load current from a battery discharged as low as 2.7 V and allows the use of low cost chip inductor and capacitors. Different fixed voltage output versions are available from 3.15 V to 5.0 V. The TPS61256A offers a very small solution size due to minimum amount of external components. It allows the use of small inductors and input capacitors to achieve a small solution size. During shutdown, the load is completely disconnected from the battery.

#### 9.2 Typical Application




图 14. Typical Application

#### 9.2.1 Design Requirements

DESIGN PARAMETERS	EXAMPLE VALUES
Input Voltage Range	2.5 V to 4.5 V
Output Voltage	5 V
Output Voltage Ripple	±3% VOUT
Transient Response	±15% VOUT
Input Voltage Ripple	±200 mV
Output Current	800 mA

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Inductor Selection

A boost converter normally requires two main passive components for storing energy during the conversion, an inductor and an output capacitor are required. It is advisable to select an inductor with a saturation current rating higher than the possible peak current flowing through the power switches.

The inductor peak current varies as a function of the load, the input and output voltages and can be estimated using 公式 4.



$$I_{L(PEAK)} = \frac{V_{IN} \cdot D}{2 \cdot f \cdot L} + \frac{I_{OUT}}{(1-D) \cdot \eta} \quad \text{with} \quad D = 1 - \frac{V_{IN} \cdot \eta}{V_{OUT}}$$
(4)

Selecting an inductor with insufficient saturation performance can lead to excessive peak current in the converter. This could eventually harm the device and reduce it's reliability.

When selecting the inductor, as well as the inductance, parameters of importance are: maximum current rating, series resistance, and operating temperature. The inductor DC current rating should be greater (by some margin) than the maximum input average current, refer to 公式 5 and Current Limit Operation section for more details.

$$I_{L(DC)} = \frac{V_{OUT}}{V_{IN}} \cdot \frac{1}{\eta} \cdot I_{OUT}$$
(5)

The TPS61256A series of step-up converters have been optimized to operate with a effective inductance in the range of  $0.7\mu H$  to  $2.9\mu H$  and with output capacitors in the range of  $22\mu F$  to  $47\mu F$ . The internal compensation is optimized for an output filter of L =  $1\mu H$  and  $C_O$  =  $22\mu F$ . Larger or smaller inductor values can be used to optimize the performance of the device for specific operating conditions. For more details, see the Checking Loop Stability section.

#### 9.2.2.1.1 High-frequency Converter Applications

In high-frequency converter applications, the efficiency is essentially affected by the inductor AC resistance (i.e. quality factor) and to a smaller extent by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance,  $R_{(DC)}$ , and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

The following inductor series from different suppliers have been used with the TPS61256A converters.

#### 表 2. List Of Inductors

MANUFACTURER (1)	SERIES	DIMENSIONS (in mm)
MURATA	LQH44PN1R0NP0	4.0 x 4.0 x 1.8 max. height
HITACHI METALS	KSLI-322512BL1-1R0	3.2 x 2.5 x 1.2 max. height
TOKO	DFE322512C-1R0N	3.2 x 2.5 x 1.2 max. height

(1) See Third-party Products Disclaimer



#### 9.2.2.2 Output Capacitor

For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, using a smaller ceramic capacitor in parallel to the large one is highly recommended. This small capacitor should be placed as close as possible to the  $V_{OUT}$  and GND pins of the IC. To get an estimate of the recommended minimum output capacitance,  $\Delta \vec{x}$  6 can be used.

$$C_{MIN} = \frac{I_{OUT} \cdot (V_{OUT} - V_{IN})}{f \cdot \Delta V \cdot V_{OUT}}$$
(6)

Where f is the switching frequency which is 3.5MHz (typ.) and  $\Delta V$  is the maximum allowed output ripple.

With a chosen ripple voltage of 20mV, a minimum effective capacitance of  $9\mu F$  is needed. The total ripple is larger due to the ESR of the output capacitor. This additional component of the ripple can be calculated using  $\stackrel{\star}{\Delta}$  7

$$V_{ESR} = I_{OUT} \cdot R_{ESR}$$
 (7

An MLCC capacitor with twice the value of the calculated minimum should be used due to DC bias effects. This is required to maintain control loop stability. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies. There are no additional requirements regarding minimum ESR. Larger capacitors cause lower output voltage ripple as well as lower output voltage drop during load transients but the total output capacitance value should not exceed ca.  $50\mu F$ .

DC bias effect: high cap. ceramic capacitors exhibit DC bias effects, which have a strong influence on the device's effective capacitance. Therefore the right capacitor value has to be chosen very carefully. Package size and voltage rating in combination with material are responsible for differences between the rated capacitor value and it's effective capacitance. For instance, a  $22\mu F$  X5R 6.3V 0805 MLCC capacitor would typically show an effective capacitance of less than  $8\mu F$  (under 5V bias condition).

#### 9.2.2.3 Input Capacitor

Multilayer ceramic capacitors are an excellent choice for input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors should be located as close as possible to the device. While a  $10\mu F$  input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) should in this circumstance be placed between  $C_l$  and the power source lead to reduce ringing than can occur between the inductance of the power source leads and  $C_l$ .



#### 9.2.2.4 Checking Loop Stability

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switching node, SW
- Inductor current, I<sub>L</sub>
- Output ripple voltage, V<sub>OUT(AC)</sub>


These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the P-channel MOSFET, the output capacitor must supply all of the current required by the load.  $V_{OUT}$  immediately shifts by an amount equal to  $\Delta I_{(LOAD)}$  x ESR, where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{(LOAD)}$  begins to charge or discharge  $C_{OUT}$  generating a feedback error signal used by the regulator to return  $V_{OUT}$  to its steady-state value. The results are most easily interpreted when the device operates in PWM mode.


During this recovery time,  $V_{OUT}$  can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin. Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET  $r_{DS(on)}$ ) that are temperature dependant, the loop stability analysis has to be done over the input voltage range, load current range, and temperature range.



#### 9.2.3 Application Curves







# 10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.5 V and 4.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47  $\mu$ F is a typical choice.



#### 11 Layout

#### 11.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to the ground pins of the IC.

#### 11.2 Layout Example




图 22. Suggested Layout (Top)

#### 11.3 Thermal Information

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:


- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. The maximum junction temperature  $(T_J)$  of the TPS61256A is 125°C.




# 12 Package Summary

# CHIP SCALE PACKAGE (BOTTOM VIEW)



# CHIP SCALE PACKAGE (TOP VIEW)



#### Code:

- YM 2 digit date code
- S assembly site code
- CC chip code (see ordering table)
- LLLL lot trace code

# 12.1 Package Dimensions

The dimensions for the YFF-9 package are shown in 表 3. See the package drawing at the end of this data sheet.

表 3. YFF-9 Package Dimensions

Packaged Devices	D	E		
TPS61256AYFF	1.206 ±0.03 mm	1.306 ±0.03 mm		



#### 13 器件和文档支持

# 13.1 器件支持

#### 13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类 产品或服务单独或与任何TI产品或服务一起的表示或认可。

#### 13.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。请单击右上角的提醒我 进行注册,即可每周接收 产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 13.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。 设计支持

#### 13.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



🕼 ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

#### 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。




YFF0009



# PACKAGE OUTLINE

# DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.




#### **EXAMPLE BOARD LAYOUT**

# YFF0009

# DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).




# **EXAMPLE STENCIL DESIGN**

# YFF0009

# DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

www.ti.com 27-Feb-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61256AYFFR	ACTIVE	DSBGA	YFF	9	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	QXA	Samples
TPS61256AYFFT	ACTIVE	DSBGA	YFF	9	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	QXA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 27-Feb-2024

PACKAGE MATERIALS INFORMATION

www.ti.com 31-May-2019

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61256AYFFR	DSBGA	YFF	9	3000	180.0	8.4	1.41	1.31	0.69	4.0	8.0	Q1
TPS61256AYFFT	DSBGA	YFF	9	250	180.0	8.4	1.41	1.31	0.69	4.0	8.0	Q1

www.ti.com 31-May-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61256AYFFR	DSBGA	YFF	9	3000	182.0	182.0	20.0
TPS61256AYFFT	DSBGA	YFF	9	250	182.0	182.0	20.0

# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司