


# 采用 SOT563 封装的 TPS563202S 4.3V 至 17V 输入、3A ECO 模式 同步降压转换器

# 1 特性

- 带集成 95m Ω 和 57m Ω FET 的 3A 转换器
- 具有快速瞬态响应的 D-CAP2<sup>™</sup> 模式控制
- 输入电压范围:4.3V 至 17V
- 输出电压范围: 0.806V 至 7V
- 轻负载下采用 ECO 模式
- 580kHz 典型开关频率
- 小于 3µA 的低关断电流
- 1.5% 反馈电压精度 (25°C)
- 支持预偏置启动
- 逐周期过流限制
- 断续模式过流保护
- 非锁存欠压保护 (UVP) 和热关断 (TSD) 保护
- 固定软启动:1.2ms

# 2 应用

- 电视 SMPS 电源
- 智能扬声器
- 有线网络
- 数字机顶盒 (STB)
- 监控



# 3 说明

TPS563202S 是一款采用 SOT563 封装的简单易用型 3A 同步降压转换器。

该器件经过优化,更大限度地减少了运行所需的外部器 件并可实现低待机电流。


该开关模式电源 (SMPS) 器件采用 D-CAP2 模式控制,能够提供快速瞬态响应,并且在无需外部补偿器件的情况下支持专用聚合物等低等效串联电阻 (ESR) 输出电容以及超低 ESR 陶瓷电容器。

TPS563202S 采用 ECO 模式运行,可在轻负载运行期 间保持高效率。TPS563202S 采用 6 引脚 1.6mm × 1.6mm SOT563 (DRL) 封装,额定结温范围为 - 40°C 至 125°C。

器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
TPS563202S	DRL (6)	1.60mm x 1.60mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



TPS563202S 效率



# **Table of Contents**

1 特性	
2 应用	
3 说明	
4 Revision History	
5 Device Comparison Table	
6 Pin Configuration and Functions	
7 Specifications	
7.1 Absolute Maximum Ratings	
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	
7.4 Thermal Information	4
7.5 Electrical Characteristics	6
7.6 Typical Characteristics	7
8 Detailed Description	10
8.1 Overview	10
8.2 Functional Block Diagram	
8.3 Feature Description	

8.4 Device Functional Modes	.11
9 Application and Implementation	. 13
9.1 Application Information	13
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Receiving Notification of Documentation Updates.	
12.2 Support Resources	
12.3 Trademarks	
12.4 Electrostatic Discharge Caution	
12.5 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	. 19

# **4 Revision History**

DATE	REVISION	NOTES
October 2020	*	Initial release



#### **5** Device Comparison Table

PART NUMBER	WORK MODE AT LIGHT LOADING
TPS563202S	ECO
TPS563207S	FCCM

# **6** Pin Configuration and Functions




图 6-1. 6-Pin SOT563 DRL Package (Top View)

#### 表 6-1. Pin Functions

PIN		I/O	DESCRIPTION	
NAME	NO.	/U	DESCRIPTION	
VIN	1	I	Input voltage supply pin	
SW	2	0	Switch node connection between high-side NFET and low-side NFET	
GND	3	_	Ground pin source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive FB to this GND at a single point.	
BST	4	0	Supply input for the high-side NFET gate drive circuit. Connect 0.1- $\mu$ F capacitor between BST and SW pin.	
EN	5	I	Enable input control. Active high and must be pulled up to enable the device.	
FB	6	I	Converter feedback input. Connect to output voltage with feedback resistor divider.	



# 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air tempera	ture range (unless	$otherwise noted)^{(1)}$
	ture range (unicos	

		MIN	MAX	UNIT
	VIN, EN	- 0.3	19	V
	BST	- 0.3	25	V
	BST (10 ns transient)	- 0.3	27	V
Input voltage	BST (vs SW)	- 0.3	6.5	V
	FB	- 0.3	6.5	V
	SW	- 2	19	V
	SW (10 ns transient)	- 3.5	21	V
Operating junction tempe	rature, T <sub>J</sub>	- 40	150	°C
Storage temperature, T <sub>stg</sub>		- 55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Supply input voltage range		4.3		17	V
		BST	- 0.1		23	
		BST (10 ns transient)	- 0.1		26	
		BST (vs SW)	- 0.1		6	
V <sub>I</sub> Input voltage range	Input voltage range	EN	- 0.1		17	V
		FB	- 0.1		5.5	
		SW	- 1.8		17	
		SW (10 ns transient)	- 3.5		20	
TJ	Operating junction temperature		- 40		125	°C

#### 7.4 Thermal Information

		TPS563202S	
THERMAL METRIC <sup>(1)</sup>		DRL	UNIT
		6 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	137.0	°C/W
R <sub>0 JA_effective</sub>	Junction-to-ambient thermal resistance with TI EVM board <sup>(2)</sup>	65.0	°C/W
R <sub>0 JC(top)</sub>	Junction-to-case (top) thermal resistance	43.2	°C/W
R <sub>0 JB</sub>	Junction-to-board thermal resistance	22.0	°C/W

4 Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



		TPS563202S	
	THERMAL METRIC <sup>(1)</sup>	DRL	UNIT
		6 PINS	
ΨJT	Junction-to-top characterization parameter	0.9	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	21.8	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

(2) This R<sub> $\theta$  JA\_effective</sub> is tested on TI EVM board (2 layer, Copper thickness is 2 oz) at V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 5 V I<sub>OUT</sub> = 3 A, T<sub>A</sub> = 25°C.



#### 7.5 Electrical Characteristics

 $T_J = -40^{\circ}C$  to 125°C,  $V_{IN} = 12 V$  (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUF	RRENT					
I <sub>VIN</sub>	Operating - non-switching supply current	V <sub>IN</sub> current, EN = 5 V, V <sub>FB</sub> = 1 V		380	520	μA
IVINSDN	Shutdown supply current	V <sub>IN</sub> current, EN = 0 V		1	3	μA
LOGIC THRE	SHOLD					
V <sub>ENH</sub>	EN high-level input voltage	EN		1.35	1.6	V
V <sub>ENL</sub>	EN low-level input voltage	EN	0.8	1.05		V
R <sub>EN</sub>	EN pin resistance to GND	V <sub>EN</sub> = 12 V	225	400	900	kΩ
V <sub>FB</sub> VOLTAG	E				I	
	V <sub>FB</sub> threshold voltage	Eco-mode <sup>™</sup> operation		815		mV
V <sub>FBTH</sub>	V <sub>FB</sub> threshold voltage	Continuous mode operation at T <sub>A</sub> = 25°C	794	806	818	mV
I <sub>FB</sub>	V <sub>FB</sub> input current	V <sub>FB</sub> = 1 V		0	±0.1	μA
MOSFET					I	
R <sub>DS(on)h</sub>	High-side switch resistance	T <sub>A</sub> = 25°C, V <sub>BST</sub> - SW = 5.5 V		95		mΩ
R <sub>DS(on)l</sub>	Low-side switch resistance	T <sub>A</sub> = 25°C		57		mΩ
CURRENT LI	MIT					
I <sub>ocl</sub>	Low side current limit	Inductor valley current set point	3.3	4.4	5.6	Α
THERMAL SI	HUTDOWN					
<b>-</b>	Thermal shutdown	Shutdown temperature		172		*0
T <sub>SDN</sub>	threshold <sup>(1)</sup>	Hysteresis		37		°C
ON-TIME TIN	IER CONTROL					
t <sub>OFF(MIN)</sub>	Minimum off time	V <sub>FB</sub> = 0.5 V		220	310	ns
SOFT START	•		1		I	
Tss	Soft-start time	Internal soft-start time, test V <sub>OUT</sub> from 10% to 90%		1.2		ms
FREQUENCY	1				I	
F <sub>sw</sub>	Switching frequency	$V_0$ = 1.05 V, continue current conditions.		580		kHz
OUTPUT UN	DERVOLTAGE					
V <sub>UVP</sub>	Output UVP threshold	Hiccup detect (H > L)		65%		
T <sub>HICCUP_WAIT</sub>	Hiccup on time			2.2		ms
T <sub>HICCUP_RE</sub>	Hiccup time before restart			18.3		ms
UVLO		1				
		Wake up VIN voltage		4.0	4.3	
UVLO	UVLO threshold	Shutdown VIN voltage	3.3	3.6		V
		Hysteresis VIN voltage		0.4		

(1) Not production tested.




## 7.6 Typical Characteristics

V<sub>IN</sub> = 12 V (unless otherwise noted)



TPS563202S ZHCSM36 - OCTOBER 2020




Texas

INSTRUMENTS



**TPS563202S** ZHCSM36 - OCTOBER 2020






# 8 Detailed Description

#### 8.1 Overview

The TPS563202S is a 3-A synchronous buck converter. The proprietary D-CAP2 mode control supports low-ESR output capacitors such as specialty polymer capacitors and multi-layer ceramic capacitors without complex external compensation circuits. The fast transient response of D-CAP2 mode control can reduce the output capacitance required to meet a specific level of performance.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Adaptive On-Time Control and PWM Operation

The main control loop of the TPS563202S is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2 mode control. The D-CAP2 mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after the internal one shot timer expires. This one shot duration is set proportional to the converter input voltage, VIN, and inversely proportional to the output voltage,  $V_0$ , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2 mode control.



#### 8.3.2 ECO Mode Control

The TPS563202S is designed with advanced Eco-mode to maintain high light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The ontime is kept almost the same as it was in continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The transition point to the light load operation  $I_{OUT(LL)}$  current can be calculated in <math><math>1.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(1)

#### 8.3.3 Soft Start and Pre-Biased Soft Start

The TPS563202S has an internal 1.2-ms soft start. When the EN pin becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator.

If the output capacitor is pre-biased at start-up, the devices initiate switching and start ramping up only after the internal reference voltage becomes greater than the feedback voltage  $V_{FB}$ . This scheme ensures that the converters ramp up smoothly into regulation point.

#### 8.3.4 Current Protection

The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain-to-source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by VIN, VOUT, the on-time, and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current  $I_{out}$ . If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of overcurrent protection. The load current is higher than the overcurrent threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current can be higher than the current available from the converter. This can cause the output voltage to fall. When the FB voltage falls below the UVP threshold voltage, the UVP comparator detects it. The device then shuts down after the UVP delay time (typically 24  $\mu$ s) and restarts after the hiccup time (typically 18 ms).

When the overcurrent condition is removed, the output voltage returns to the regulated value.

#### 8.3.5 Undervoltage Lockout (UVLO) Protection

UVLO protection monitors the internal regulator voltage. When the voltage is lower than the UVLO threshold voltage, the device is shut off. This protection is non-latching.

#### 8.3.6 Thermal Shutdown

The device monitors the temperature of itself. If the temperature exceeds the threshold value (typically 172°C), the device is shut off. This is a non-latch protection.

#### 8.4 Device Functional Modes

#### 8.4.1 Normal Operation

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, the TPS563202S can operate in their normal switching modes. Normal continuous conduction mode (CCM) occurs



when the minimum switch current is above 0 A. In CCM, the TPS563202S operates at a quasi-fixed frequency of 580 kHz.

#### 8.4.2 Eco-mode Operation

When the TPS563202S is in normal CCM operating mode and the switch current falls to 0 A, the TPS563202S begins operating in Eco-mode. Each switching cycle is followed by a period of energy saving sleep time. The sleep time ends when the FB voltage falls below the Eco-mode threshold voltage. As the output current decreases, the perceived time between switching pulses increases.



## **9** Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The devices are typical buck DC-DC converters. It typically uses to convert a higher dc voltage to a lower dc voltage with a maximum available output current of 3 A. The following design procedure can be used to select component values for the TPS563202S. This section presents a simplified discussion of the design process.

#### 9.2 Typical Application

The application schematic in 🖄 9-1 was developed to meet the previous requirements. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.

图 9-1 shows the TPS563202S 4.3-V to 17-V input, 1.05-V output converter schematics.




图 9-1. TPS563202S 1.05-V/3-A Reference Design



(2)

#### 9.2.1 Design Requirements

**8-1** shows the design parameters for this application.

PARAMETER	EXAMPLE VALUE								
Input voltage range	4.3 to 17 V								
Output voltage	1.05 V								
Transient response, 1.5-A load step	$\triangle$ Vout = ±5%								
Input ripple voltage	100 mV								
Output ripple voltage	20 mV								
Output current rating	3 A								
Operating frequency	580 kHz								

#### 表 9-1. Design Parameters

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends to use 1% tolerance or better divider resistors. Start by using 5 Rest 2 to calculate V<sub>OUT</sub>.

To improve efficiency at very light loads, consider using larger value resistors. Too high of resistance will be more susceptible to noise and voltage errors from the FB input current will be more noticeable.

$$V_{out}=0.806 \times (1 + R_{FBT}/R_{FBB})$$

#### 9.2.2.2 Output Filter Selection

The LC filter used as the output filter has double pole at:

$$f_{P} = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}}$$
(3)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2 introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90° one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of <math> $<math>78\pm3$  is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in <math><math>9-2.

表 9-2.	Recommended	Component	Values
--------	-------------	-----------	--------

	OUTPUT     C8 + C9 (μF)										
OUTPUT											
VOLTAGE (V)	R1 (k Ω )	R2 (k Ω )	TYP L1 ( µ H)	MIN	ТҮР	MAX	CFF (pF)				
0.85	0.55	10.0	1.2	20	44	110	-				
0.9	1.2	10.0	1.2	20	44	110	-				
1	2.4	10.0	1.2	20	44	110	-				
1.05	3.0	10.0	1.2	20	44	110	-				
1.2	4.9	10.0	1.5	20	44	110	-				
1.5	8.6	10.0	1.5	20	44	110	-				
1.8	12.3	10.0	2.2	20	44	110	-				
2.5	21.0	10.0	2.2	20	44	110	10-220				
3.3	31.0	10.0	3.3	20	44	110	10-220				
5	52.0	10.0	4.7	20	44	110	10-220				

OUTPUT												
(V)	R1 (kΩ)	R2 (k Ω )	TYP L1 (μH)	MIN	ТҮР	MAX	CFF (pF)					
6.5	70.5	10.0	4.7	20	44	110	10-220					
	(V)	OUTPUT /OLTAGE R1 (kΩ) (V)	OUTPUT     R1 (k Ω)     R2 (k Ω)       (V)     (V)     (V)	$\begin{array}{c c} \text{OUTPUT} \\ \text{(OLTAGE} \\ \text{(V)} \end{array} \hspace{0.2cm} \begin{array}{c} \text{R1} (k \Omega) \\ \text{R2} (k \Omega) \end{array} \hspace{0.2cm} \begin{array}{c} \text{TYP L1} (\mu \text{ H}) \\ \text{TYP L1} (\mu \text{ H}) \end{array}$	OUTPUT     R1 (k Ω)     R2 (k Ω)     TYP L1 (μ H)     MIN       (V)     (V)     MIN     MIN     MIN	$ \begin{array}{c c} \text{OUTPUT} \\ \text{(OLTAGE} \\ \text{(V)} \end{array} \hspace{0.5cm} \begin{array}{c} \text{R1} (k  \Omega) \\ \text{(V)} \end{array} \hspace{0.5cm} \begin{array}{c} \text{R2} (k  \Omega) \\ \text{R2} (k  \Omega) \end{array} \hspace{0.5cm} \begin{array}{c} \text{TYP L1} (\mu  \text{H}) \\ \hline \begin{array}{c} \text{MIN} \end{array} \hspace{0.5cm} \begin{array}{c} \text{C8} + \text{C9} (\mu \text{F}) \\ \hline \text{MIN} \end{array} \hspace{0.5cm} \begin{array}{c} \text{TYP} \end{array} \hspace{0.5cm} \end{array} $	$\begin{array}{c c} \text{OUTPUT} \\ \text{(OLTAGE} \\ \text{(V)} \end{array} \begin{array}{c} \text{R1} (k \Omega) \\ \text{R2} (k \Omega) \end{array} \begin{array}{c} \text{R2} (k \Omega) \\ \text{R2} (k \Omega) \end{array} \begin{array}{c} \text{TYP L1} (\mu \text{H}) \end{array} \begin{array}{c} \text{C8 + C9} (\mu \text{F}) \\ \hline \text{MIN} \end{array} \begin{array}{c} \text{TYP} \\ \text{MIN} \end{array} \begin{array}{c} \text{TYP} \\ \text{MAX} \end{array}$					

表 9-2. Recommended Component Values (continued)

The inductor peak-to-peak ripple current, peak current, and RMS current are calculated using  $\overline{5}$  Red  $\overline{5}$ , and  $\overline{5}$  Red  $\overline{5}$  Current for the inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

$$II_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_{O} \times f_{SW}}$$
(4)

$$II_{\mathsf{PEAK}} = I_{\mathsf{O}} + \frac{II_{\mathsf{P}-\mathsf{P}}}{2}$$
(5)

$$I_{LO(RMS)} = \sqrt{I_O^2 + \frac{1}{12}I_{P-P}^2}$$
(6)

The selection of minimum inductor must keep  $II_{P-P}$  smaller than 2 A.

For this design example, the calculated peak current is 3.68 A and the calculated RMS current is 3.03 A. The inductor used is a WE 74437349012.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS563202S are intended for use with ceramic or other low ESR capacitors. Recommended values range from 20  $\mu$ F to 68  $\mu$ F. Use <math><math><math><math> to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}}$$
(7)

For this design, two MuRata GRM21BR61A226ME44L 22- $\mu$ F output capacitors are used. The typical ESR is 2 m  $\Omega$  each. The calculated RMS current is 0.286 A and each output capacitor is rated for 4 A.

#### 9.2.2.3 Input Capacitor Selection

The TPS563202S requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over 10  $\mu$ F for the decoupling capacitor. An additional 0.1- $\mu$ F capacitor (C3) from pin 3 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

#### 9.2.2.4 Bootstrap Capacitor Selection


A 0.1- $\mu$ F ceramic capacitor must be connected between the BST to SW pin for proper operation. TI recommends to use a ceramic capacitor.

TPS563202S ZHCSM36 - OCTOBER 2020




#### 9.2.3 Application Curves

The following waveforms are tested at  $V_{IN}$  = 12 V unless otherwise noted.







# **10 Power Supply Recommendations**

The TPS563202S is designed to operate from input supply voltage in the range of 4.3 V to 17 V. Buck converters require the input voltage to be higher than the output voltage for proper operation. The maximum recommended operating duty cycle is 75%. Using that criteria, the minimum recommended input voltage is VO / 0.75.




# 11 Layout

## 11.1 Layout Guidelines

- 1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- 2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
- 3. Provide sufficient vias for the input capacitor and output capacitor.
- 4. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- 5. Do not allow switching current to flow under the device.
- 6. A separate VOUT path should be connected to the upper feedback resistor.
- 7. Make a Kelvin connection to the GND pin for the feedback path.
- 8. Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
- 9. The trace of the FB node should be as small as possible to avoid noise coupling.
- 10. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

## 11.2 Layout Example



- VIA (Connected to SW)
  - 图 11-1. TPS563202S Layout



# 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.2 Support Resources**

TI E2E<sup>m</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

D-CAP2<sup>™</sup>, Eco-mode<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments. 所有商标均为其各自所有者的财产。

#### **12.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Typ	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS563202SDRLR	ACTIV	SOT-5X3	DRL	6	4000	RoHS & Green	Call TI   SN	Level-1-260C-UNLIM	-40 to 125	S302	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **DRL0006A**



# **PACKAGE OUTLINE**

# SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD



# **DRL0006A**

# **EXAMPLE BOARD LAYOUT**

# SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



# **DRL0006A**

# **EXAMPLE STENCIL DESIGN**

# SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司