











TPS548A20

ZHCSEL7A - NOVEMBER 2015 - REVISED DECEMBER 2015

# TPS548A20 具有 PMBus™ 接口的 1.5V 至 20V (4.5V 至 25V 偏置) 输入、15A 同步降压 SWIFT™ 转换器

### 特性

- 集成的 SWIFT™9.9mΩ 和 4.3mΩ 金属氧化物半导 体场效应晶体管 (MOSFET) 支持 15A 持续 IOUT
- 宽转换输入电压范围: 1.5V 至 20V (采用缓冲器)
- 输出电压范围: 0.6V 至 5.5V
- 支持所有陶瓷输出电容
- 基准电压: 600mV, ±0.5% 容限(在 -40°C 至 85°C 的环境温度范围内)
- D-CAP3™控制模式,此模式具有快速负载阶跃响
- HICCUP 过流保护
- 自动跳跃 Eco-mode™,可实现轻负载条件下的高
- 针对严格输出纹波和电压容差要求的强制连续传导 模式 (FCCM)
- 预充电启动功能
- 8个可通过 PMBus 接口在 200kHz 至 1MHz 之间选择的频率设置
- 4.5mm x 3.5mm 28 引脚超薄四方扁平无引线 (VQFN)-CLIP 封装
- WEBENCH™ 设计中心提供支持

#### 2 应用

- 服务器、云计算、存储
- 网络互联和电信、负载点 (POL)
- IPC、工厂自动化、PLC、测试测量
- 高性能数字信号处理器 (DSP)、现场可编程门阵列 (FPGA)

## 3 说明

TPS548A20 是一款具有自适应导通时间 D-CAP3 控制 模式的小尺寸同步降压转换器。此器件使得空间受限类 电源系统易于使用,并且外部组件数量较少。

此器件 特有 高性能集成 MOSFET、精准 0.6V 基准和 一个集成的升压开关。具有竞争力的 特性 包括:极低 外部组件数量、快速负载瞬态响应、自动跳跃模式操 作、内部软启动控制,并且无需补偿。


强制持续传导模式有助于满足高性能 DSP 和 FPGA 应 用的严格电压调节精度要求。TPS548A20 采用 28 引 脚 VQFN-CLIP 封装, 并且在 -40°C 至 125°C 的环境 温度范围内额定运行。

#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)			
TPS548A20	VQFN-CLIP (28)	4.50mm x 3.50mm			

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

#### 简化应用






		目录			
1 2 3 4 5 6	特性		8 9 10 11	7.3 Feature Description	
1	修订历史记录				
Cha	nges from Original (October 2015) to Revision A				Page



# 5 Pin Configuration and Functions



**Pin Functions** 

PIN		VO <sup>(1)</sup>	DEGODIDATION				
NAME	NO.	1/0(')	DESCRIPTION				
EN	3	I	The enable pin turns on the DC-DC switching converter.				
FB	23	I	V <sub>OUT</sub> feedback input. Connect this pin to a resistor divider between the VOUT pin and GND.				
GND	22	G	This pin is the ground of internal analog circuitry and driver circuitry. Connect GND to the PGND plane with a short trace (For example, connect this pin to the thermal pad with a single trace and connect the thermal pad to PGND pins and PGND plane).				
GND1	27	G	Connect this pin to ground. GND1 is the input of unused internal circuitry and must connect to				
GND2	28	G	und.				
MODE	21	1	The MODE pin sets the forced continuous-conduction mode (FCCM) or auto-skip mode operation. It also selects the ramp coefficient of D-CAP3 mode.				
	5						
NC	18	_	Not connected. These pins are floating internally.				
	26						
	10						
	11						
PGND	12	G	These ground pins are connected to the return of the internal low-side MOSFET.				
	13						
	14						
PGOOD	2	0	Open-drain power-good status signal which provides startup delay after the FB voltage falls within the specified limits. After the FB voltage moves outside the specified limits, PGOOD goes low within 2 µs.				
RF	1	I					



#### Pin Functions (continued)

PIN		I/O <sup>(1)</sup>	DESCRIPTION					
NAME	NO.	1/0("/	DESCRIPTION					
	6							
SW	7	1/0	SW is the output switching terminal of the power converter. Connect this pin to the output inductor.					
SW	8	1/0	3W is the output switching terminal of the power converter. Connect this piri to the output inductor.					
	9							
TRIP	25	I/O	TRIP is the OCL detection threshold setting pin. $I_{TRIP} = 10 \mu\text{A}$ at $T_A = 25^{\circ}\text{C}$ , 3000 ppm/°C current is sourced and sets the OCL trip voltage. See the <i>Current Sense and Overcurrent Protection</i> section for detailed OCP setting.					
VBST	4	Р	VBST is the supply rail for the high-side gate driver (boost terminal). Connect the bootstrap capacitor from this pin to the SW node. Internally connected to VREG via bootstrap PMOS switch.					
VDD	19	Р	Power-supply input pin for controller. Input of the VREG LDO. The input range is from 4.5 to 25 V.					
	15							
VIN	16	Р	VIN is the conversion power-supply input pins.					
	17							
VREG	20	0	VREG is the 5-V LDO output. This voltage supplies the internal circuitry and gate driver.					
VO	24	I	VOUT voltage input to the controller.					

# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
	EN		-0.3	7.7	
	SW	DC	-3	25	
	SVV	Transient < 10 ns	<b>-</b> 5	27	
	VBST	•	-0.3	31	
Input voltage range (2)	VBST <sup>(3)</sup>		-0.3	6	V
	VBST when transient < 10 ns			33	
	VDD		-0.3	28	
	VIN		-0.3	25	
	FB, MOD	E, VO	-0.3	6	
Output valta na nana	PGOOD		-0.3	7.7	V
Output voltage range	TRIP, VREG		-0.3	6	V
Junction temperature, T <sub>J</sub>			-40	150	°C
Storage temperature, T <sub>stg</sub>			-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT	
,	. /	Clastrostatia diasharaa	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	\/	
Ľ	V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> All voltages are with respect to network ground terminal.

<sup>(3)</sup> Voltage values are with respect to the SW terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
	EN	-0.1	7		
	SW	-3	20		
	VBST	-0.1	25.5		
Input voltage range	VBST <sup>(1)</sup>	-0.1	5.5	V	
	VDD	4.5	25		
	VIN	1.5	1.5 20		
	FB, MODE, VO	-0.1	5.5		
Output valtage range	PGOOD	-0.1	7	V	
Output voltage range	TRIP, VREG	-0.1	5.5		
Ambient temperature, T <sub>A</sub>		-40	125	°C	

<sup>(1)</sup> Voltage values are with respect to the SW pin.

### 6.4 Electrical Characteristics

over operating free-air temperature range, VDD = 12V,  $V_{REG}$  = 5 V,  $V_{EN}$  = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUF	RRENT					
I <sub>VDD</sub>	VDD bias current	T <sub>A</sub> = 25°C, No load Power conversion enabled (no switching)		1350	1850	μΑ
I <sub>VDDSTBY</sub>	VDD standby current	T <sub>A</sub> = 25°C, No load Power conversion disabled		850	1150	μΑ
I <sub>VIN(leak)</sub>	VIN leakage current	T <sub>A</sub> = 25°C, V <sub>EN</sub> = 0 V			0.5	μΑ
VREF OUTPL	JT					
$V_{VREF}$	Reference voltage	FB w/r/t GND, $T_A = 25^{\circ}C$	597	600	603	mV
V	Potoronos voltago taloronos	FB w/r/t GND, -40°C $\leq$ T <sub>J</sub> $\leq$ 85°C	-0.5		0.5	%
V <sub>VREFTOL</sub>	Reference voltage tolerance	FB w/r/t GND, $-40$ °C $\leq T_{J} \leq 125$ °C	-1.0		1.0	%
<b>OUTPUT VOL</b>	_TAGE					
I <sub>FB</sub>	FB input current	V <sub>FB</sub> = 600 mV		50	100	nA
I <sub>VODIS</sub>	VO discharge current	V <sub>VO</sub> = 0.5 V, Power Conversion Disabled		6		uA
SMPS FREQU	UENCY					
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{RF} < 0.041$		250		
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{RF} = 0.096$		300		
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{RF} = 0.16$		400		
f <sub>SW</sub>	VO switching frequency	$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{RF} = 0.229$		500		kHz
ISW	vo switching frequency	$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{RF} = 0.297$		600		KI IZ
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{RF} = 0.375$	750			
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{RF} = 0.461$		850		
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{RF} > 0.557$		1000		
t <sub>ON(min)</sub>	Minimum on-time	$T_A = 25^{\circ}C^{(1)}$		60		ns
t <sub>OFF(min)</sub>	Minimum off-time	$T_A = 25$ °C	175	240	310	ns
INTERNAL B	OOTSTRAP SW					
V <sub>F</sub>	Forward Voltage	$V_{VREG-VBST}$ , $T_A = 25$ °C, $I_F = 10$ mA		0.15	0.25	V
I <sub>VBST</sub>	VBST leakage current	T <sub>A</sub> = 25°C, V <sub>VBST</sub> = 33 V, V <sub>SW</sub> = 28		0.01	1.5	μΑ
					-	

<sup>(1)</sup> Specified by design. Not production tested.



# **Electrical Characteristics (continued)**

over operating free-air temperature range, VDD = 12V,  $V_{REG}$  = 5 V,  $V_{EN}$  = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
LOGIC THRE	SHOLD						
V <sub>ENH</sub>	EN enable threshold voltage		1.3	1.4	1.5	V	
V <sub>ENL</sub>	EN disable threshold voltage		1.1	1.2	1.3	V	
V <sub>ENHYST</sub>	EN hysteresis voltage			0.22		V	
V <sub>ENLEAK</sub>	EN input leakage current		-1	0	1	μA	
SOFT-START			U.		Ų.		
t <sub>SS</sub>	Soft-start time			4		ms	
	O COMPARATOR		!		Ų-		
		PGOOD in from higher	104	108	111	%	
		PGOOD in from lower	89	92	96	%	
V <sub>PGTH</sub>	PGOOD threshold	PGOOD out to higher	113	116	120	%	
		PGOOD out to lower	80	84	87	%	
		Delay for PGOOD going in	0.8	1.0	1.2	ms	
t <sub>PGDLY</sub>	PGOOD delay time	Delay for PGOOD coming out		2		μs	
I <sub>PG</sub>	PGOOD sink current	V <sub>PGOOD</sub> = 0.5 V	4	6		mA	
I <sub>PGLK</sub>	PGOOD leakage current	$V_{PGOOD} = 5.0 \text{ V}$	-1	0	1	μΑ	
POWER-ON D	<del>-</del>	- FGOOD	'		•	μ, ,	
	Power-on delay time	Delay from enable to switching		1.124		ms	
t <sub>PODLY</sub> CURRENT DE	+	Delay from enable to switching		1.124		1113	
CORKENT DE	TECTION	$R_{TRIP} = 49 \text{ k}\Omega$	11.5	15.0	17.5		
I <sub>OCL</sub>	Current limit threshold, valley			8	17.5	Α	
		$R_{TRIP} = 28 \text{ k}\Omega$	6.5				
I <sub>OCLN</sub>	Negative current limit threshold, valley	$R_{TRIP} = 49 \text{ k}\Omega$	-18.0	-14.9	-10.5	Α	
.,	·	$R_{TRIP} = 28 \text{ k}\Omega$	-11.5	-8.0	-6.0		
V <sub>ZC</sub>	Zero cross detection offset			0		mV	
PROTECTION		T					
V <sub>VREGUVLO</sub>	VREG undervoltage-lockout (UVLO)	Wake-up	3.25	3.34	3.41	V	
VILLOUVEO	threshold voltage	Shutdown	3.00	3.12	3.19		
$V_{VDDUVLO}$	VDD UVLO threshold voltage	Wake-up (default)	4.15	4.25	4.35	V	
· VDDUVLO		Shutdown	3.95	4.05	4.15		
V <sub>OVP</sub>	Overvoltage-protection (OVP) threshold voltage	OVP detect voltage	116	120	124	%	
t <sub>OVPDLY</sub>	OVP propagation delay	With 100-mV overdrive		300		ns	
V <sub>UVP</sub>	Undervoltage-protection (UVP) threshold voltage	UVP detect voltage	64	68	71	%	
t <sub>UVPDLY</sub>	UVP delay	UVP filter delay		1		ms	
THERMAL SH	IUTDOWN		+				
		Shutdown temperature		140			
T <sub>SDN</sub>	Thermal shutdown threshold <sup>(1)</sup>	Hysteresis		40		°C	
LDO VOLTAG	SE	,					
V <sub>REG</sub>	LDO output voltage	V <sub>IN</sub> = 12 V, I <sub>LOAD</sub> = 10 mA	4.65	5	5.45	V	
V <sub>DOVREG</sub>	LDO low droop drop-out voltage	V <sub>IN</sub> = 4.5 V, I <sub>LOAD</sub> = 30 mA, T <sub>A</sub> = 25°C			365	mV	
ILDOMAY	LDO over-current limit	V <sub>IN</sub> = 12 V, T <sub>A</sub> = 25°C	170	200		mA	
I <sub>LDOMAX</sub> INTERNAL MO		VIN - 12 V, 1A - 25 C	170	200		111/7	
		T 25°C		0.0	44.4		
R <sub>DS(on)H</sub>	High-side MOSFET on-resistance	T <sub>A</sub> = 25°C		9.9	11.4	mΩ	
R <sub>DS(on)L</sub>	Low-side MOSFET on-resistance	$T_A = 25^{\circ}C$		4.3	4.94	mΩ	



# 6.5 Thermal Information


		TPS548A20	
	THERMAL METRIC <sup>(1)</sup>	RVE (VQFN-CLIP)	*C/W *C/W *C/W *C/W
		28 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	37.5	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	34.1	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	18.1	°C/W
Ψ <sub>J</sub> Τ	Junction-to-top characterization parameter	1.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	18.1	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	2.2	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

# TEXAS INSTRUMENTS


# 6.6 Typical Characteristics

 $T_A = 25$ °C (unless otherwise noted)






 $T_A = 25$ °C (unless otherwise noted)






 $T_A = 25$ °C (unless otherwise noted)






 $T_A = 25$ °C (unless otherwise noted)




# TEXAS INSTRUMENTS

 $T_A = 25$ °C (unless otherwise noted)






 $T_A = 25$ °C (unless otherwise noted)






 $T_A = 25$ °C (unless otherwise noted)



#### **6.7 Thermal Performance**

 $f_{SW} = 500 \text{ kHz}, \ V_{IN} = 12 \text{ V}, \ V_{OUT} = 5 \text{ V}, \ I_{OUT} = 12 \text{ A}, \ C_{OUT} = 10 \times 22 \ \mu\text{F} \ (1206, 6.3 \text{ V}, \ X5R), \ R_{BOOT} = 0 \ \Omega, \ SNB = 3 \ \Omega + 470 \ p\text{F} \ \text{Inductor:} \ L_{OUT} = 1 \ \mu\text{H}, \ PCMC135T-1R0MF, \ 12.6 \ mm \times 13.8 \ mm \times 5 \ mm, \ 2.1 \ m\Omega \ (typ)$ 






# 7 Detailed Description

#### 7.1 Overview

The TPS548A20 is a high-efficiency, single-channel, synchronous-buck converter. The device suits low-output voltage point-of-load applications with 15-A or lower output current in computing and similar digital consumer applications. The TPS548A20 features proprietary D-CAP3 mode control combined with adaptive on-time architecture. This combination builds modern low-duty-ratio and ultra-fast load-step-response DC-DC converters in an ideal fashion. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage ranges from 1.5 V to 20 V (with snubber) and the VDD input voltage ranges from 4.5 V to 25 V. D-CAP3 mode operation uses emulated current information to control the modulation. An advantage of this control scheme is that it does not require a phase-compensation network outside which makes the device easy-to-use and also allows low-external component count. Adaptive on-time control tracks the preset switching frequency over a wide range of input and output voltage while increasing switching frequency as needed during load-step transient.

## 7.2 Functional Block Diagrams





#### 7.3 Feature Description

#### 7.3.1 Powergood

The TPS548A20 has powergood output that indicates high when switcher output is within the target. The powergood function is activated after the soft-start operation is complete. If the output voltage becomes within ±8% of the target value, internal comparators detect the power-good state and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of ±16% of the target value, the power-good signal becomes low after a 2-µs internal delay. The power-good output is an open-drain output and must be pulled-up externally.

#### 7.3.2 D-CAP3 Control and Mode Selection




图 31. Internal RAMP Generation Circuit

The TPS548A20 uses D-CAP3 mode control to achieve fast load transient while maintaining the ease-of-use feature. An internal RAMP is generated and fed to the VFB pin to reduce jitter and maintain stability. The amplitude of the ramp is determined by the R-C time-constant as shown in ᠍ 31. At different switching frequencies, (f<sub>SW</sub>) the R-C time-constant varies to maintain relatively constant RAMP amplitude.

#### 7.3.3 D-CAP3 Mode

From small-signal loop analysis, a buck converter using the D-CAP3 mode control architecture can be simplified as shown in ₹ 32.




图 32. D-CAP3 Mode



# Feature Description (接下页)

The D-CAP3 control architecture includes an internal ripple generation network enabling the use of very low-ESR output capacitors such as multi-layered ceramic capacitors (MLCC). No external current sensing network or voltage compensators are required with D-CAP3 control architecture. The role of the internal ripple generation network is to emulate the ripple component of the inductor current information and then combine it with the voltage feedback signal to regulate the loop operation. For any control topologies supporting no external compensation design, there is a minimum and/or maximum range of the output filter it can support. The output filter used with the TPS548A20 device is a lowpass L-C circuit. This L-C filter has double pole that is described in 公式 1.

$$f_{P} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
(1)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency L-C double pole has a 180 degree in phase. At the output filter frequency, the gain rolls off at a –40dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from –40dB to –20dB per decade and increases the phase to 90 degree one decade above the zero frequency.

The inductor and capacitor selected for the output filter must be such that the double pole of 公式 1 is located close enough to the high-frequency zero so that the phase boost provided by the high-frequency zero provides adequate phase margin for the stability requirement.

	J
SWITCHING FREQUENCIES (f <sub>SW</sub> ) (kHz)	ZERO (f <sub>Z</sub> ) LOCATION (kHz)
250 and 300	6
400 and 500	7
600 and 750	9
850 and 1000	12

表 1. Locating the Zero

After identifying the application requirements, the output inductance should be designed so that the inductor peak-to-peak ripple current is approximately between 25% and 35% of the  $I_{CC(max)}$  (peak current in the application). Use  $\frac{1}{8}$  1 to help locate the internal zero based on the selected switching frequency. In general, where reasonable (or smaller) output capacitance is desired,  $\frac{1}{2}$  2 can be used to determine the necessary output capacitance for stable operation.

$$f_{P} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} = f_{Z}$$
 (2)

If MLCC is used, consider the derating characteristics to determine the final output capacitance for the design. For example, when using an MLCC with specifications of 10- $\mu$ F, X5R and 6.3 V, the deratings by DC bias and AC bias are 80% and 50% respectively. The effective derating is the product of these two factors, which in this case is 40% and 4- $\mu$ F. Consult with capacitor manufacturers for specific characteristics of the capacitors to be used in the system/applications.

表 2 shows the recommended output filter range for an application design with the following specifications:

- Input voltage, V<sub>IN</sub> = 12 V
- Switching frequency, f<sub>SW</sub> = 600 kHz
- Output current, I<sub>OUT</sub> = 8 A

The minimum output capacitance is verified by the small signal measurement conducted on the EVM using the following two criteria:

- Loop crossover frequency is less than one-half the switching frequency (300 kHz)
- Phase margin at the loop crossover is greater than 50 degrees

For the maximum output capacitance recommendation, simplify the procedure to adopt an unrealistically high output capacitance for this type of converter design, then verify the small signal response on the EVM using the following one criteria:



Phase margin at the loop crossover is greater than 50 degrees

As indicated by the phase margin, the actual maximum output capacitance  $(C_{OUT(max)})$  can continue to go higher. However, small signal measurement (bode plot) should be done to confirm the design.

Select a MODE pin configuration as shown in 表 3 to double the R-C time constant option for the maximum output capacitance design and application. Select a MODE pin configuration to use single R-C time constant option for the normal (or smaller) output capacitance design and application.

The MODE pin also selects Auto-skip-mode or FCCM-mode operation.

表 2. Recommended Component Values

V <sub>OUT</sub> (V)	R <sub>LOWER</sub> (kΩ)	R <sub>UPPER</sub> (kΩ)	L <sub>OUT</sub> (μΗ)	C <sub>OUT(min)</sub> (µF)	CROSS- OVER (kHz)	PHASE MARGIN (°)	C <sub>OUT(max)</sub> (µF)	INTERNAL RC SETTING (µs)	INDUCTOR ΔI/I <sub>CC(max)</sub>	I <sub>CC(max)</sub> (A)											
0.6		0	0.36	3 × 100	247	70		40	33%												
0.6		U	PIMB065T-R36MS		48	62	30 x 100	80	33%												
1.2		10	0.68	9 × 22	207	53		40	33%												
1.2		10	PIMB065T-R68MS		25	84	30 x 100	80	33%												
2.5	10	04.0	04.0	24.0	24.0	24.0	24.0	24.0	24.0	24.6	24.6	24.6	31.6	1.2	4 × 22	185	57		40	34%	8
2.5	10	31.0	PIMB065T-1R2MS		11	63	30 x 100	80	34%	ď											
2.2		45.0	1.5	3 × 22	185	57		40	220/												
3.3		45.3	PIMB065T-1R5MS		9	59	30 x 100	80	33%												
<i></i>		00.5	2.2	2 × 22	185	51		40	000/												
5.5		82.5	PIMB065T-2R2MS		7	58	30 x 100	80	28%												

<sup>(1)</sup> All  $C_{OUT(min)}$  and  $C_{OUT(max)}$  capacitor specifications are 1206, X5R, 10 V.

For higher output voltage at or above 2.0 V, additional phase boost might be required in order to secure sufficient phase margin due to phase delay/loss for higher output voltage (large on-time  $(t_{ON})$ ) setting in a fixed on time topology based operation.

A feedforward capacitor placing in parallel with  $R_{\mathsf{UPPER}}$  is found to be very effective to boost the phase margin at loop crossover.

表 3. Mode Selection and Internal RAMP RC Time Constant

MODE SELECTION	ACTION	R <sub>MODE</sub> (kΩ)	R-C TIME CONSTANT (μs)	SWITCHING FREQUENCIES f <sub>SW</sub> (kHz)		
		0	60	275	and	325
			50	425	and	525
			40	625	and	750
Auto akin Mada	Bull down to CND		30	850	and	1000
Auto-skip Mode	Pull down to GND	150	120	275	and	325
			100	425	and	525
			80	625	and	750
			60	850	and	1000
		20	60	275	and 52 and 75 and 10 and 32 and 52 and 75	325
			50	425	and	525
			40	625	and	750
FCCM <sup>(1)</sup>	Connect to PGOOD		30	850	and	1000
		150	120	275	and	325
			100	425	and	525
			80	625	and	750
			60	850	and	1000

(1) Device goes into Forced CCM (FCCM) after PGOOD becomes high.



#### 表 3. Mode Selection and Internal RAMP RC Time Constant (接下页)

MODE SELECTION	ACTION	R <sub>MODE</sub> (kΩ)	R-C TIME CONSTANT (µs)	SWITCHING FREQUENCIES f <sub>SW</sub> (kHz)		CIES
FCCM	Connect to VREG	0	120	275	and	325
			100	425	and	525
			80	625	and	750
			60	850	and	1000

#### 7.3.4 Sample and Hold Circuitry






图 33. Sample and Hold Circuitry

The sample and hold circuitry is the difference between D-CAP3 and D-CAP2. The sample and hold circuitry, which is an advance control scheme to boost output voltage accuracy higher on the TPS548A20 , is one of features of the TPS548A20 . The sample and hold circuitry generates a new DC voltage of CSN instead of the voltage which is produced by  $R_{\rm C2}$  and  $C_{\rm C2}$  which allows for tight output-voltage accuracy and makes the TPS548A20 more competitive.







#### 7.3.5 Adaptive Zero-Crossing

The TPS548A20 uses an adaptive zero-crossing circuit to perform optimization of the zero inductor-current detection during Auto-skip-mode operation. This function allows ideal low-side MOSFET turn-off timing. The function also compensates the inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. Adaptive zero-crossing prevents SW-node swing-up caused by too-late detection and minimizes diode conduction period caused by too-early detection. As a result, the device delivers better light-load efficiency.

#### 7.3.6 Forced Continuous-Conduction Mode

When the MODE pin is tied to the PGOOD pin through a resistor, the controller operates in continuous conduction mode (CCM) during light-load conditions. During CCM, the switching frequency maintained to an most constant level over the entire load range which is suitable for applications requiring tight control of the switching frequency at the cost of lower efficiency.

#### 7.3.7 Current Sense and Overcurrent Protection

The TPS548A20 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period that the inductor current is larger than the overcurrent trip level. In order to provide good accuracy and a cost-effective solution, the TPS548A20 supports temperature compensated MOSFET  $R_{DS(on)}$  sensing. Connect the TRIP pin to GND through the trip-voltage setting resistor,  $R_{TRIP}(20k\Omega < R_{TRIP}<65k\Omega)$ . The TRIP terminal sources  $I_{TRIP}$  current, which is 10  $\mu A$  typically at room temperature, and the trip level is set to the OCL trip voltage  $V_{TRIP}$  as shown in  $\Delta \pm 3$ .

$$V_{TRIP} = R_{TRIP} \times I_{TRIP}$$

where

- V<sub>TRIP</sub> is in mV
- $R_{TRIP}$  is in  $k\Omega$
- I<sub>TRIP</sub> is in μA

  (3)

公式 4 calculates the typical DC OCP level (typical low-side on-resistance [RDS(on)] of  $4.3~\text{m}\Omega$  should be used); in order to design for worst case minimum OCP, maximum low-side on-resistance value of  $5.7~\text{m}\Omega$  should be used. The inductor current is monitored by the voltage between the GND pin and SW pin so that the SW pin is properly connected to the drain terminal of the low-side MOSFET.  $I_{TRIP}$  has a 3000-ppm/°C temperature slope to compensate the temperature dependency of  $R_{DS(on)}$ . The GND pin acts as the positive current-sensing node. Connect the GND pin to the proper current sensing device, (for example, the source terminal of the low-side MOSFET.)

Because the comparison occurs during the OFF state,  $V_{TRIP}$  sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold,  $I_{OCP}$ , is calculated as shown in  $\triangle \vec{\pm}$  4.

$$I_{OCP} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)}\right)} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)L}\right)} + \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$

where



- R<sub>DS(on)</sub> is the on-resistance of the low-side MOSFET
- $R_{TRIP}$  is in  $k\Omega$  (4)

In an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to decrease. Eventually, the output voltage crosses the undervoltage-protection threshold and shuts down.

#### 7.3.8 Overvoltage and Undervoltage Protection

The TPS548A20 monitors a resistor-divided feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 68% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, the TPS548A20 latches OFF both high-side and low-side MOSFETs drivers. The UVP function enables after soft-start is complete.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and turns on the low-side MOSFET until reaching a negative current limit. Upon reaching the negative current limit, the low-side FET is turned off and the high-side FET is turned on again for a minimum on-time. The TPS548A20 operates in this cycle until the output voltage is pulled down under the UVP threshold voltage for 1 ms. After the 1-ms UVP delay time, the high-side FET is latched off and low-side FET is latched on. The fault is cleared with a reset of VDD or by re-toggling EN pin.

#### 7.3.9 Out-of-Bounds Operation (OOB)

The TPS548A20 has an out-of-bounds (OOB) overvoltage protection that protects the output load at a much lower overvoltage threshold of 8% above the target voltage. OOB protection does not trigger an overvoltage fault, so the device is not latched off after an OOB event. OOB protection operates as an early no-fault overvoltage-protection mechanism. During the OOB operation, the controller operates in forced PWM mode only by turning on the low-side FET. Turning on the low-side FET beyond the zero inductor current quickly discharges the output capacitor thus causing the output voltage to fall quickly towards the setpoint. During the operation, the cycle-by-cycle negative current limit is also activated to ensure the safe operation of the internal FETs.

#### 7.3.10 UVLO Protection

The TPS548A20 monitors the voltage on the VDD pin. If the VDD pin voltage is lower than the UVLO off-threshold voltage, the switch mode power supply shuts off. If the VDD voltage increases beyond the UVLO on-threshold voltage, the controller turns back on. UVLO is a non-latch protection.

#### 7.3.11 Thermal Shutdown

The TPS548A20 monitors internal temperature. If the temperature exceeds the threshold value (typically 140°C), TPS548A20 shuts off. When the temperature falls approximately 40°C below the threshold value, the device turns on. Thermal shutdown is a non-latch protection.



#### 7.4 Device Functional Modes

#### 7.4.1 Auto-Skip Eco-Mode Light-Load Operation

While the MODE pin is pulled to GND directly or through a 150-k $\Omega$  resistor, the TPS548A20 device automatically reduces the switching frequency at light-load conditions to maintain high efficiency. This section describes the operation in detail.

As the output current decreases from heavy-load condition, the inductor current also decreases until the rippled valley of the inductor current touches zero level. Zero level is the boundary between the continuous-conduction and discontinuous-conduction modes. The synchronous MOSFET turns off when this zero inductor current is detected. As the load current decreases further, the converter runs into discontinuous-conduction mode (DCM). The on-time is maintained to a level approximately the same as during continuous-conduction mode operation so that discharging the output capacitor with a smaller load current to the level of the reference voltage requires more time. The transition point to the light-load operation I<sub>OUT(LL)</sub> (for example: the threshold between continuous-conduction mode and discontinuous-conduction mode) is calculated as shown in 公式 5.

$$I_{OUT\left(LL\right)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$

where

(5)

TI recommends only using ceramic capacitors for Auto-skip mode.

#### 7.4.2 Forced Continuous-Conduction Mode

When the MODE pin is tied to the PGOOD pin through a resistor, the controller operates in continuous conduction mode (CCM) during light-load conditions. During CCM, the switching frequency maintained to an almost constant level over the entire load range which is suitable for applications requiring tight control of the switching frequency at the cost of lower efficiency.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS548A20 device is a high-efficiency, single-channel, synchronous-buck converter. The device suits low-output voltage point-of-load applications with 15-A or lower output current in computing and similar digital consumer applications.

# 8.2 Typical Application




Figure 40. Typical Application Circuit Diagram



# **Typical Application (continued)**

#### 8.2.1 Design Requirements

This design uses the parameters listed in Table 4.

**Table 4. Design Example Specifications** 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT C	HARACTERISTIC					
V <sub>IN</sub>	Voltage range		5	12	18	V
I <sub>MAX</sub>	Maximum input current	V <sub>IN</sub> = 5 V, I <sub>OUT</sub> = 8 A		2.5		Α
	No load input current	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 0 A with auto skip mode		1		mA
OUTPUT	CHARACTERISTICS		·			
V <sub>OUT</sub>	Output voltage			1.2		V
	Output valtage regulation	Line regulation, 5 V $\leq$ V <sub>IN</sub> $\leq$ $-14$ V with FCCM		0.2%		
	Output voltage regulation	Load regulation, $V_{IN} = 12 \text{ V}, 0 \text{ A} \leq I_{OUT} \leq 8 \text{ A with FCCM}$		0.5%		
V <sub>RIPPLE</sub>	Output voltage ripple	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 8 A with FCCM		10		$mV_{PP}$
I <sub>LOAD</sub>	Output load current		0		12	Α
I <sub>OVER</sub>	Output over current			11		А
t <sub>SS</sub>	Soft-start time			1		ms
SYSTEM	IS CHARACTERISTICS	•	•			
f <sub>SW</sub>	Switching frequency			1		MHz
η	Peak efficiency	V <sub>IN</sub> = 12 V, V <sub>OUT</sub> = 1.2 V, I <sub>OUT</sub> = 4 A		91.2%		
η	Full load efficiency	V <sub>IN</sub> = 12 V, V <sub>OUT</sub> = 1.2 V, I <sub>OUT</sub> = 8 A		90.3%		
T <sub>A</sub>	Operating temperature			25		°C

#### 8.2.2 Detailed Design Procedure

The external components selection is a simple process using D-CAP3 mode. Select the external components using the following steps.

#### 8.2.2.1 Choose the Switching Frequency

The switching frequency is configured by the resistor divider on the RF pin. Select one of eight switching frequencies from 250 kHz to 1 MHz. Refer to for the relationship between the switching frequency and resistor-divider configuration.

#### 8.2.2.2 Choose the Operation Mode

Select the operation mode using 表 3.

#### 8.2.2.3 Choose the Inductor

Determine the inductance value to set the ripple current at approximately  $\frac{1}{2}$  to  $\frac{1}{2}$  of the maximum output current. Larger ripple current increases output ripple voltage, improves signal-to-noise ratio, and helps to stabilize operation.

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$

$$= \frac{3}{6 \times 500 \, \text{kHz}} \times \frac{\left(12 \, \text{V} - 1.2 \, \text{V}\right) \times 1.2 \, \text{V}}{12 \, \text{V}} = 1.08 \, \mu \text{H}$$
(6)



The inductor requires a low DCR to achieve good efficiency. The inductor also requires enough room above peak inductor current before saturation. The peak inductor current is estimated using Equation 7.

$$I_{\text{IND(peak)}} = \frac{V_{\text{TRIP}}}{8 \times R_{\text{DS(on)}}} + \frac{1}{L \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} = \frac{10 \,\mu\text{A} \times R_{\text{TRIP}}}{8 \times 4.3 \,\text{m}\Omega} + \frac{1}{1 \,\mu\text{H} \times 500 \,\text{kHz}} \times \frac{\left(12 \,\text{V} - 1.2 \,\text{V}\right) \times 1.2 \,\text{V}}{12 \,\text{V}}$$

$$(7)$$

#### 8.2.2.4 Choose the Output Capacitor

The output capacitor selection is determined by output ripple and transient requirement. When operating in CCM, the output ripple has two components as shown in Equation 8. Equation 9 and Equation 10 define these components.

$$V_{RIPPLE} = V_{RIPPLE(C)} + V_{RIPPLE(ESR)}$$
(8)

$$V_{RIPPLE(C)} = \frac{I_{L(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(9)

$$V_{RIPPLE(ESR)} = I_{L(ripple)} \times ESR$$
(10)


#### 8.2.2.5 Determine the Value of R1 and R2

The output voltage is programmed by the voltage-divider resistors, R1 and R2, shown in Equation 11. Connect R1 between the VFB pin and the output, and connect R2 between the VFB pin and GND. The recommended R2 value is from 1 k $\Omega$  to 20 k $\Omega$ . Determine R1 using Equation 11.


$$R1 = \frac{V_{OUT} - 0.6}{0.6} \times R2 = \frac{1.2 \, V - 0.6}{0.6} \times 10 \, k\Omega = 10 \, k\Omega \tag{11}$$


#### 8.2.3 Application Curves

 $T_A = 25$ °C (unless otherwise noted)












### $T_A = 25$ °C (unless otherwise noted)





# 9 Power Supply Recommendations

This device is designed to operate from an input voltage supply between 1.5-V and 18-V (4.5-V and 25-V biased) Input. use only a well regulated supply. These devices are not designed for split-rail operation. The VIN and VDD terminals must be the same potential for accurate high-side short circuit protection. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in the *Layout* section.

### 10 Layout

### 10.1 Layout Guidelines

Before beginning a design using the TPS548A20, consider the following:

- Place the power components (including input and output capacitors, the inductor, and the TPS548A20) on the solder side of the PCB. In order to shield and isolate the small signal traces from noisy power lines, insert and connect at least one inner plane to ground.
- All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE, and ADDR must be placed away from high-voltage switching nodes such as SW and VBST to avoid coupling. Use internal layers as ground planes and shield the feedback trace from power traces and components.
- Pin 22 (GND pin) must be connected directly to the thermal pad. Connect the thermal pad to the PGND pins and then to the GND plane.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC-current loop.
- Place the feedback resistor near the IC to minimize the VFB trace distance.
- Place the frequency-setting resistor (ADDR), OCP-setting resistor (R<sub>TRIP</sub>) and mode-setting resistor (R<sub>MODE</sub>) close to the device. Use the common GND via to connect the resistors to the GND plane if applicable.
- Place the VDD and VREG decoupling capacitors as close to the device as possible. Provide GND vias for each decoupling capacitor and ensure the loop is as small as possible.
- The PCB trace is defined as switch node, which connects the SW pins and high-voltage side of the inductor. The switch node should be as short and wide as possible.
- Use separated vias or trace to connect SW node to the snubber, bootstrap capacitor, and ripple-injection resistor. Do not combine these connections.
- Place one more small capacitor (2.2 nF, 0402 size) between the VIN and PGND pins. This capacitor must be
  placed as close to the IC as possible.
- TI recommends placing a snubber between the SW shape and GND shape for effective ringing reduction. The value of snubber design starts at 3  $\Omega$  + 470 pF.
- Consider R-C-C<sub>C</sub> network (Ripple injection network) component placement and place the AC coupling capacitor, C<sub>C</sub>, close to the device, and R and C close to the power stage.



# 10.2 Layout Example




图 50. Layout Recommendation



# 11 器件和文档支持

### 11.1 文档支持

相关文档如下:

• 应用报告《采用前馈电容优化内部补偿 DC-DC 转换器的瞬态响应》(文献编号: SLVA289)

#### 11.2 商标

SWIFT, D-CAP3, Eco-mode, WEBENCH are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS548A20RVER	Active	Production	VQFN-CLIP (RVE)   28	2500   LARGE T&R	ROHS Exempt	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	T548A20
TPS548A20RVER.A	Active	Production	VQFN-CLIP (RVE)   28	2500   LARGE T&R	ROHS Exempt	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T548A20
TPS548A20RVER.B	Active	Production	VQFN-CLIP (RVE)   28	2500   LARGE T&R	-	Call TI	Call TI	-40 to 125	
TPS548A20RVET	Active	Production	VQFN-CLIP (RVE)   28	250   SMALL T&R	ROHS Exempt	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	T548A20
TPS548A20RVET.A	Active	Production	VQFN-CLIP (RVE)   28	250   SMALL T&R	ROHS Exempt	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T548A20
TPS548A20RVET.B	Active	Production	VQFN-CLIP (RVE)   28	250   SMALL T&R	-	Call TI	Call TI	-40 to 125	
TPS548A20RVETG4	Active	Production	VQFN-CLIP (RVE)   28	250   SMALL T&R	ROHS Exempt	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T548A20
TPS548A20RVETG4.A	Active	Production	VQFN-CLIP (RVE)   28	250   SMALL T&R	ROHS Exempt	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T548A20
TPS548A20RVETG4.B	Active	Production	VQFN-CLIP (RVE)   28	250   SMALL T&R	-	Call TI	Call TI	-40 to 125	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM


www.ti.com 10-Nov-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# RVE (R-PVQFN-N28)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4211776/E 04/15

NOTE: All linear dimensions are in millimeters



# RVE (R-PWQFN-N28)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.

  Electroformed stencils offer adequate release at thicker values/lower Area Ratios. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月