

具有断续电流限制的 TPS54478 2.95V 至 6V 输入、4A 同步降压 SWIFT™ 转换器

1 特性

- 两个可在 4A 负载下获得高效率的 30mΩ (典型值) MOSFET
- 200kHz 至 2MHz 开关频率
- 在工作温度范围 (–40°C 至 +150°C) 内提供 0.6V ± 1% 的电压基准
- 以预偏置电压启动
- 与外部时钟同步
- 可调慢速启动/排序
- 欠压 (UV) 和过压 (OV) 电源正常输出
- 逐周期电流限制和断续电流保护
- 热增强型 3mm × 3mm 16 引脚 WQFN (RTE) 封装
- 与 TPS54418 之间实现引脚兼容
- 使用 TPS54478 并借助 WEBENCH® 电源设计器创建定制设计方案

2 应用

- 低压、高密度电源系统
- 针对高性能 DSP、FPGA、ASIC 和微处理器的负载点调节
- 宽带、网络及光纤通信基础设施

TPS54478 集成了 MOSFET、通过实施电流模式控制来减少外部组件数量、通过启用高达 2MHz 的开关频率来减小电感器尺寸，并借助小型 3mm × 3mm 热增强型 WQFN 封装尽量减小 IC 封装尺寸，从而实现小型设计。

TPS54478 在工作温度范围内以精确 (±1%) 的电压基准 (V_{REF}) 为多种负载提供精准调节。通过集成的 30mΩ MOSFET 和典型值为 525μA 的电源电流，效率得到最大限度提升。器件可利用使能引脚进入关断模式，关断电源电流可降至 2.5μA。

欠压锁定在内部设定为 2.6V，但可通过使能引脚上的电阻器网络来设定阈值，使之提高。输出电压启动斜坡由软启动引脚控制。一个开漏电源正常信号表示输出处于其标称电压值的 93% 至 107% 之内。

逐周期电流限制、断续过流保护和热关断功能在过流情况下可保护器件不受损坏。


要获得更多 SWIFT™ 文档，请参阅 TI 网站 www.ti.com/swift。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS54478	WQFN (16)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化电路原理图




Copyright © 2016, Texas Instruments Incorporated

3 说明

TPS54478 器件一款全功能 6V、4A 同步降压电流模式转换器，具有两个集成的 MOSFET。

效率




目录

1	特性	1	8	Application and Implementation	22
2	应用	1	8.1	Application Information	22
3	说明	1	8.2	Typical Application	22
4	修订历史记录	2	9	Power Supply Recommendations	30
5	Pin Configuration and Functions	3	10	Layout	31
6	Specifications	4	10.1	Layout Guidelines	31
6.1	Absolute Maximum Ratings	4	10.2	Layout Example	31
6.2	ESD Ratings	4	10.3	Power Dissipation Estimate	32
6.3	Recommended Operating Conditions	4	11	器件和文档支持	33
6.4	Thermal Information	5	11.1	器件支持	33
6.5	Electrical Characteristics	5	11.2	文档支持	33
6.6	Typical Characteristics	7	11.3	接收文档更新通知	33
7	Detailed Description	11	11.4	社区资源	33
7.1	Overview	11	11.5	商标	33
7.2	Functional Block Diagram	12	11.6	静电放电警告	33
7.3	Feature Description	12	11.7	术语表	34
7.4	Device Functional Modes	21	12	机械、封装和可订购信息	34
7.5	Programming	21			

4 修订历史记录

Changes from Revision A (November 2016) to Revision B	Page
• 更新标题以包含主要 特性；添加 WEBENCH 链接；删除 SwitcherPro 工具链接	1
Changes from Original (June 2011) to Revision A	Page
• 已添加 ESD 额定值 表，特性 说明 部分、器件功能模式、应用和实施 部分、电源建议 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分。	1
• 已删除 订购信息 表；请参阅数据表末尾的 POA。	1

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND	5	—	Analog Ground should be electrically connected to GND close to the device.
BOOT	13	O	A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the BOOT UVLO, the output is forced to switch off until the capacitor is refreshed.
COMP	7	I/O	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation components to this pin.
EN	15	I	Enable pin, internal pull-up current source. Pull below 1.21 V to disable. Float to enable. Can be used to set the on/off threshold (adjust UVLO) with two additional resistors.
GND	3, 4	—	Power Ground. This pin should be electrically connected directly to the power pad under the IC.
PH	10, 11, 12	O	The source of the internal high side power MOSFET, and drain of the internal low side (synchronous) rectifier MOSFET.
PWRGD	14	O	An open drain output; asserts low if output voltage is low due to thermal shutdown, overcurrent, over/under-voltage or EN shut down.
RT/CLK	8	I	Resistor Timing or External Clock input pin.
SS/TR	9	I	Slow start and tracking. An external capacitor connected to this pin sets the output voltage rise time. The SS provides higher charge current when SS is below 0.15V, resulting in two slopes of the SS voltage. This pin can also be used for tracking.
Thermal Pad	17	—	GND pin should be connected to the exposed thermal pad for proper operation. This thermal pad should be connected to any internal PCB ground plane using multiple vias for good thermal performance.
VIN	1, 2, 16	I	Input supply voltage, 2.95 V to 6 V.
VSENSE	6	I	Inverting node of the transconductance (gm) error amplifier.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Input voltage	VIN	–0.3	7	V
	EN	–0.3	7	
	BOOT		PH + 7	
	VSENSE	–0.3	3	
	COMP	–0.3	3	
	PWRGD	–0.3	7	
	SS/TR	–0.3	3	
	RT/CLK	–0.3	3.3	
Output voltage	BOOT-PH		7	V
	PH	–0.6	7	
	PH 10 ns Transient	–2	10	
Source current	EN		100	μA
	RT/CLK		100	
Sink current	COMP		100	μA
	PWRGD		10	mA
	SS/TR		100	μA
Junction Temperature, T _j		–40	150	°C
Storage Temperature, T _{stg}		–65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Electrical Characteristics* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per QSS 009-105 (JESD22-A114A) ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Input Voltage Range	2.95		6	V
Output Current	0		4	A
Operating Junction Temperature Range, T _j	–40		150	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾⁽²⁾⁽³⁾		TPS54478	UNIT
		RTE (WQFN)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	49.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	0.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	21.8	°C/W
ψ _{JT}	Junction-to-top characterization parameter	50.7	°C/W
ψ _{JB}	Junction-to-board characterization parameter	7.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	21.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Maximum power dissipation may be limited by overcurrent protection
- (3) Power rating at a specific ambient temperature T_A should be determined with a junction temperature of 150°C. This is the point where distortion starts to substantially increase. Thermal management of the PCB should strive to keep the junction temperature at or below 150°C for best performance and long-term reliability. See power dissipation estimate in application section of this data sheet for more information.

6.5 Electrical Characteristics

T_J = –40°C to 150°C, VIN = 2.95 to 6 V (unless otherwise noted)

DESCRIPTION	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)					
Operating input voltage		2.95		6.0	V
Input under voltage lockout threshold	No voltage hysteresis		2.6		V
Shutdown supply current	EN = 0 V, 25°C, 2.95 V ≤ VIN ≤ 6 V		0.7	2.5	μA
Quiescent Current - Iq	VSENSE = 0.7 V, VIN = 5 V, 25°C, RT = 78.7 kΩ		525	700	μA
ENABLE AND UVLO (EN PIN)					
Enable threshold	Rising		1.30		V
	Falling		1.21		
Input current	Enable threshold + 50 mV		−3.4		μA
	Enable threshold − 50 mV		−0.64		
VOLTAGE REFERENCE (VSENSE PIN)					
Voltage Reference	2.95 V ≤ VIN ≤ 6 V, −40°C <Tj < 150°C	0.594	0.600	0.606	V
MOSFET					
High side switch resistance	BOOT-PH = 5 V		30	60	mΩ
	BOOT-PH = 3.3 V		37	70	
Low side switch resistance	VIN = 5 V		30	60	mΩ
	VIN = 3.3 V		37	70	
ERROR AMPLIFIER					
Input current			7		nA
Error amplifier transconductance (gm)	−2 μA < ICOMP < 2 μA, VCOMP = 1 V		225		μmhos
Error amplifier transconductance (gm) during slow start	−2 μA < ICOMP < 2 μA, VCOMP = 1 V, Vsense = 0.4 V		77		μmhos
Error amplifier source/sink	VCOMP = 1 V, 100 mV overdrive		±20		μA
COMP to Iswitch gm			14		A/V
CURRENT LIMIT					
Current limit threshold	VIN = 6V, Fs = 500 KHz	5.2	6.5	8.2	A
Cycles before entering hiccup			512		Cycles
Cycles of converter in off state during hiccup			16384		Cycles
Low side Fet reverse current limit			3.1		A
THERMAL SHUTDOWN					
Thermal shutdown			165		°C

Electrical Characteristics (continued)

 $T_J = -40^{\circ}\text{C}$ to 150°C , $V_{IN} = 2.95$ to 6 V (unless otherwise noted)

DESCRIPTION	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Hysteresis		15			°C
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)					
Switching frequency range using RT mode		200		2000	kHz
Switching frequency	R _(RT/CLK) = 78.7 kΩ	400	500	600	kHz
Switching frequency range using CLK mode		300		2000	kHz
Minimum CLK pulse width		75			ns
RT/CLK voltage	R _(RT/CLK) = 78.7 kΩ		0.5		V
RT/CLK high threshold			1.6	2.2	V
RT/CLK low threshold		0.4	0.6		V
RT/CLK falling edge to PH rising edge delay	Measure at 500 kHz with RT resistor in series		75		ns
PLL lock in time	Measure at 500 kHz		14		μs
PH (PH PIN)					
Minimum On time	Measured at 50% points on PH, VIN = 5 V, I _{OUT} = 2 A	100			ns
	Measured at 50% points on PH, VIN = 5 V, I _{OUT} = 0 A	120			
Minimum Off time	Prior to skipping off pulses, VIN = 5 V, I _{OUT} = 2 A	110			ns
Rise Time	VIN = 5 V, 4 A	1.5			V/ns
Fall Time		1.5			
BOOT (BOOT PIN)					
BOOT Charge Resistance	VIN = 5 V	15			Ω
BOOT-PH UVLO	VIN = 2.95 V	2.2			V
SLOW START AND TRACKING (SS/TR PIN)					
SS voltage threshold (V _{SSTHR})		0.15			V
Charge Current	V _(SS/TR) < V _{SSTHR}	45			μA
	V _(SS/TR) > V _{SSTHR}	2.2			
SS/TR to VSENSE matching	V _(SS/TR) = 0.3 V	65			mV
SS/TR to reference crossover	98% normal	0.86			V
SS/TR discharge voltage (Overload)	VSENSE = 0 V	2.5			mV
SS/TR discharge current (Overload)	VSENSE = 0 V, V _(SS/TR) = 0.4 V	900			μA
SS discharge current (UVLO, EN, Thermal fault)	VIN = 5 V, V(SS) = 0.5 V	1.16			mA
POWER GOOD (PWRGD PIN)					
VSENSE threshold	VSENSE falling (Fault)	93			% Vref
	VSENSE rising (Good)	95			
	VSENSE rising (Fault)	107			
	VSENSE falling (Good)	105			
Hysteresis	VSENSE falling	2			% Vref
Output high leakage	VSENSE = VREF, V _(PWRGD) = 5.5 V	7			nA
On resistance	VIN = 2.95 V	56 120			Ω
Output low	I _(PWRGD) = 3 mA	0.2 0.3			V
Minimum VIN for valid output	V _(PWRGD) < 0.5 V at 100 μA	1.2 1.6			V

6.6 Typical Characteristics




Figure 1. Shutdown Supply Current vs Temperature




Figure 2. VIN Supply Current vs Temperature




Figure 3. EN Pin Voltage vs Temperature




Figure 4. EN Pin Current vs Temperature




Figure 5. Voltage Reference vs Temperature




Figure 6. MOSFET Rdson vs Temperature

Typical Characteristics (continued)




Figure 7. Transconductance vs Temperature




Figure 8. High Side FET Current Limit vs Temperature




Figure 9. Switching Frequency vs RT Resistance




Figure 10. Switching Frequency vs Temperature




Figure 11. VSS Voltage Threshold V_{SSTHR} vs Temperature




Figure 12. SS Charge Current vs Temperature

Typical Characteristics (continued)




Figure 13. SS Charge Current vs Temperature




Figure 14. PWRGD Rdson vs Temperature




Figure 15. PWRGD Threshold vs Temperature




Figure 16. PWRGD Leakage Current vs Temperature




Figure 17. Efficiency vs Load Current






Figure 18. Efficiency vs Load Current

Typical Characteristics (continued)


Figure 19. Efficiency vs Load Current

Figure 20. Efficiency vs Load Current

7 Detailed Description

7.1 Overview

The TPS54478 is a 6-V, 4-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients the device implements a constant frequency, peak current mode control which reduces output capacitance and simplifies external frequency compensation design. The wide switching frequency of 200 kHz to 2000 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device has an internal phase lock loop (PLL) on the RT/CLK pin that is used to synchronize the power switch turn on to a falling edge of an external system clock.

The TPS54478 has a typical default start up voltage of 2.6 V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under voltage lockout (UVLO) with two external resistors. In addition, the pull up current provides a default condition when the EN pin is floating for the device to operate. The total operating current for the TPS54478 is typically 525 μ A when not switching and under no load. When the device is disabled, the supply current is less than 2.5 μ A.

The integrated 30 m Ω MOSFETs allow for high efficiency power supply designs with continuous output currents up to 4 amperes.

The TPS54478 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor voltage is monitored by an UVLO circuit and turns off the high side MOSFET when the voltage falls below a preset threshold. This BOOT circuit allows the TPS54478 to operate approaching 100%. The output voltage can be stepped down to as low as the 0.600 V reference.

TPS54478 features monotonic startup under pre-bias conditions. The low side Fet turns on for a very short time period every cycle before the output voltage reaches the pre-biased voltage. This ensures the boot cap has enough charge to turn on the top Fet when the output voltage reaches the pre-biased voltage.


The TPS54478 has a power good comparator (PWRGD) with 2% hysteresis.

The TPS54478 minimizes excessive output overvoltage transients by taking advantage of the overvoltage power good comparator. When the regulated output voltage is greater than 107% of the nominal voltage, the overvoltage comparator is activated, and the high side MOSFET is turned off and masked from turning on until the output voltage is lower than 105%.

The SS/TR (slow start/tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor should be coupled to the pin for slow start. The SS/TR pin is discharged before the output power up to ensure a repeatable restart after an overtemperature fault, UVLO fault or disabled condition. To optimize the output startup waveform, two levels of SS current are implemented. The first slope has more current so that the converter can get out of the region requiring small minimum ON time.

To reduce the power dissipation of TPS54478 during overcurrent event, the hiccup protection is implemented beyond the cycle-by-cycle protection. Thermal shutdown prevents the overheat damage of the device.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Fixed Frequency PWM Control

The TPS54478 uses an adjustable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output is compared to the high side power switch current. When the power switch current reaches the COMP voltage level the high side power switch is turned off and the low side power switch is turned on. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a maximum level and also implements a minimum clamp for improved transient response performance.

7.3.2 Slope Compensation and Output Current

The TPS54478 adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations as duty cycle increases. The available peak inductor current remains constant over the full duty cycle range.

Feature Description (continued)

7.3.3 Bootstrap Voltage (BOOT) and Low Dropout Operation

The TPS54478 has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and PH pin to provide the gate drive voltage for the high side MOSFET. The value of the ceramic capacitor should be 0.1 μ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics over temperature and voltage.

To improve drop out, the TPS54478 is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than 2.2 V. The high side MOSFET is turned off using an UVLO circuit, allowing for the low side MOSFET to conduct when the voltage from BOOT to PH drops below 2.2 V. Since the supply current sourced from the BOOT pin is very low, the high side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty cycle of the switching regulator is very high.

7.3.4 Error Amplifier

The TPS54478 has a transconductance amplifier. The error amplifier compares the VSENSE voltage to the lower of the SS/TR pin voltage or the internal 0.600 V voltage reference. The transconductance of the error amplifier is 225 μ A/V during normal operation. When the voltage of VSENSE pin is below 0.600 V and the device is regulating using the SS/TR voltage, the gm is typically greater than 77 μ A/V, but less than 225 μ A/V. The frequency compensation components are placed between the COMP pin and ground.


7.3.5 Voltage Reference

The voltage reference system produces a precise $\pm 1\%$ voltage reference over temperature by scaling the output of a temperature-stable bandgap circuit. The bandgap and scaling circuits produce 0.600 V at the non-inverting input of the error amplifier.

7.3.6 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. It is recommended to use divider resistors with 1% tolerance or better. Start with a 20 k Ω for the R1 resistor and use the [Equation 1](#) to calculate R2. To improve efficiency at very light loads consider using larger value resistors. If the values are too high the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R2 = R1 \times \left(\frac{0.6 \text{ V}}{V_O - 0.6 \text{ V}} \right) \quad (1)$$




Copyright © 2016, Texas Instruments Incorporated

Figure 21. Voltage Divider Circuit

Feature Description (continued)

7.3.7 Enable and Adjusting Undervoltage Lockout

The TPS54478 is disabled when the VIN pin voltage falls below 2.6 V. If an application requires a higher under-voltage lockout (UVLO), use the EN pin as shown in Figure 22 to adjust the input voltage UVLO by using two external resistors. It is recommended to use the EN resistors to set the UVLO falling threshold (V_{STOP}) above 2.6 V. The rising threshold (V_{START}) should be set to provide enough hysteresis to allow for any input supply variations. The EN pin has an internal pull-up current source that provides the default condition of the TPS54478 operating when the EN pin floats. Once the EN pin voltage exceeds 1.30 V, an additional 2.76 μ A of hysteresis is added. When the EN pin is pulled below 1.21 V, the 2.76 μ A is removed. This additional current facilitates input voltage hysteresis.



Copyright © 2016, Texas Instruments Incorporated

Figure 22. Adjustable Undervoltage Lockout

$$R1 = \frac{V_{START} \left(\frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_p \left(1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_h} \quad (2)$$

$$R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1(I_p + I_h)} \quad (3)$$

Where $I_h = 2.76 \mu\text{A}$, $I_p = 0.64 \mu\text{A}$, $V_{ENRISING} = 1.30 \text{ V}$, $V_{ENFALLING} = 1.21 \text{ V}$

7.3.8 Slow Start / Tracking Pin

The TPS54478 regulates to the lower of the SS/TR pin and the internal reference voltage. A capacitor on the SS/TR pin to ground implements a slow start time. Before the SS pin reaches the voltage threshold V_{SSTHR} , the charge current is about 45 μ A. The TPS54478 internal pull-up current source of 2.2 μ A charges the external slow start capacitor after the SS pin voltage exceeds V_{SSTHR} . Equation 4 calculates the required slow start capacitor value where T_{ss} is the desired slow start time in ms and C_{ss} is the required capacitance in nF.

$$C_{ss}(\text{nF}) = 3 \times T_{ss}(\text{mS}) \quad (4)$$

If during normal operation, the VIN goes below the UVLO, EN pin pulled below 1.21 V, or a thermal shutdown event occurs, the TPS54478 stops switching. When the VIN goes above UVLO, EN is released or pulled high, or a thermal shutdown is exited, then SS/TR is discharged to below 65 mV before reinitiating a powering up sequence. The VSENSE voltage will follow the SS/TR pin voltage with a 65mV offset up to 90% of the internal voltage reference. When the SS/TR voltage is greater than 90% of the internal reference voltage the offset increases as the effective system reference transitions from the SS/TR voltage to the internal voltage reference.

Feature Description (continued)




Figure 23. Sequential Start-Up Sequence




Figure 24. Sequential Startup using EN and PWRGD




Figure 25. Schematic for Ratio-metric Start-Up Sequence





Figure 26. Ratio-metric Startup

Simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in [Figure 27](#) to the output of the power supply that needs to be tracked or another voltage reference source. Using [Equation 5](#) and [Equation 6](#), the tracking resistors can be calculated. To minimize the effect of the inherent SS/TR to VSENSE offset ($V_{ssoffset}$) in the slow start circuit and the offset created by the pullup current source (I_{ss}) and tracking resistors, the $V_{ssoffset}$ and I_{ss} are included as variables in the equations. As the SS/TR voltage becomes more than 85% of the nominal reference voltage the $V_{ssoffset}$ becomes larger as the slow start circuits gradually handoff the regulation reference to the internal voltage reference. The SS/TR pin voltage needs to be greater than 0.86 V for a complete handoff to the internal voltage reference as shown in [Figure 28](#).

Feature Description (continued)

$$R1 = \frac{V_{out2}}{V_{ref}} \times \frac{V_{ssoffset}}{I_{ss}} \quad (5)$$

$$R2 = \frac{V_{ref} \times R1}{V_{out2} - V_{ref}} \quad (6)$$



Copyright © 2016, Texas Instruments Incorporated

Figure 27. Simultaneous Startup Sequence




Figure 28. Simultaneous Start-Up using Coupled SS/TR Pins

7.3.9 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS54478 is adjustable over a wide range from 200 kHz to 2000 kHz by placing a maximum of 150 kΩ and minimum of 16 kΩ, respectively, on the RT/CLK pin. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. The RT/CLK is typically 0.5 V. To determine the timing resistance for a given switching frequency, use the curve in [Figure 5](#) or [Equation 7](#).

$$RT(k\Omega) = \frac{90066}{F_s(kHz)^{1.135}} \quad (7)$$

$$F_s(kHz) = \frac{23439}{RT(k\Omega)^{0.8813}} \quad (8)$$

To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the efficiency, maximum input voltage and minimum controllable on time should be considered.

The minimum controllable on time is typically 100 ns at full current load and 120 ns at no load, and limits the maximum operating input voltage or output voltage.

Feature Description (continued)

7.3.10 Overcurrent Protection

The TPS54478 implements current mode control which uses the COMP pin voltage to turn off the high side MOSFET and turn on the low side MOSFET on a cycle by cycle basis. Each cycle the switch current and the COMP pin voltage are compared, when the peak switch current intersects the COMP voltage the high side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally. This clamp functions as a switch current limit. When the OCP reaches 512 cycles, the converter enters hiccup mode in which no switching action happens for about 16000 cycles. This helps the reduction of the power consumption during the over current event.

7.3.11 START-UP into Prebiased Output

The TPS54478 features monotonic startup into pre-biased output. The low side FET turns on for a very short time period every cycle before the output voltage reaches the pre-biased voltage. This ensures the boot cap has enough charge to turn on the top FET when the output voltage reaches the pre-biased voltage. The TPS54478 also implements low side current protection by detecting the voltage over the low side MOSFET. When the converter sinks current through its low side FET is more than 3.1 A, the control circuit will turn the low side FET off. Due to the implemented prebias function, the low side Fet reverse current protection should not be reached, but it provides another layer of protection in the undesired events such as oscillation induced by load.

7.3.12 Synchronize Using the RT/CLK Pin

The RT/CLK pin is used to synchronize the converter to an external system clock. See [Figure 29](#). To implement the synchronization feature in a system, connect a square wave to the RT/CLK pin with an on time of at least 75ns. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the mode returns to the frequency set by the resistor. The square wave amplitude at this pin must transition lower than 0.6 V and higher than 1.6 V typically. The synchronization frequency range is 300 kHz to 2000 kHz. The rising edge of the PH is synchronized to the falling edge of RT/CLK pin.




Figure 29. Synchronizing to a System Clock




Figure 30. Plot of Synchronizing to System Clock

7.3.13 Power Good (PWRGD Pin)

The PWRGD pin output is an open drain MOSFET. The output is pulled low when the VSENSE voltage enters the fault condition by falling below 93% or rising above 107% of the nominal internal reference voltage. There is a 2% hysteresis on the threshold voltage, so when the VSENSE voltage rises to the good condition above 95% or falls below 105% of the internal voltage reference the PWRGD output MOSFET is turned off. It is recommended to use a pull-up resistor between the values of 1 kΩ and 100 kΩ to a voltage source that is 6 V or less. The PWRGD is in a valid state once the VIN input voltage is greater than 1.6 V.

Feature Description (continued)

7.3.14 Overvoltage Transient Protection

The TPS54478 incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP feature minimizes the output overshoot by implementing a circuit to compare the VSENSE pin voltage to the OVTP threshold which is 107% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVTP threshold the high side MOSFET is allowed to turn on the next clock cycle.

7.3.15 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 165°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 150°C, the device reinitiates the power up sequence by discharging the SS pin to below 65 mV. The thermal shutdown hysteresis is 15°C.

7.3.16 Small Signal Model for Loop Response

Figure 31 shows an equivalent model for the TPS54478 control loop which can be modeled in a circuit simulation program to check frequency response and dynamic load response without slope compensation effect. The error amplifier is a transconductance amplifier with a g_m of 225 $\mu\text{A/V}$. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor R_0 and capacitor C_0 model the open loop gain and frequency response of the amplifier. The 1-mV AC voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/b shows the small signal response of the frequency compensation. The dynamic loop response can be checked by replacing the R_L with a current source with the appropriate load step amplitude and step rate in a time domain analysis.




Figure 31. Small Signal Model for Loop Response Without Slope Comp Effect

7.3.17 Simple Small Signal Model for Peak Current Mode Control

Figure 31 is a simple small signal model that can be used to understand how to design the frequency compensation without slope compensation effect. The TPS54478 power stage can be approximated to a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 9 and consists of a dc gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 31) is the power stage transconductance. The g_m for the TPS54478 is 14 A/V. The low frequency gain of the power stage frequency response is the product of the transconductance and the load resistance as shown in Equation 10. As the load current increases and decreases, the low frequency gain decreases and increases,

Feature Description (continued)

respectively. This variation with load may seem problematic at first glance, but the dominant pole moves with load current (see [Equation 11](#)). The combined effect is highlighted by the dashed line in the right half of [Figure 32](#). As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation.




Figure 32. Simple Small Signal Model and Frequency Response for Peak Current Mode Control without Slope Comp Effect

$$\frac{v_o}{v_c} = A_{dc} \times \frac{\left(1 + \frac{s}{2\pi \times f_z}\right)}{\left(1 + \frac{s}{2\pi \times f_p}\right)} \quad (9)$$

$$A_{dc} = g_{m_{ps}} \times R_L \quad (10)$$

$$f_p = \frac{1}{C_{OUT} \times R_L \times 2\pi} \quad (11)$$

$$f_z = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi} \quad (12)$$

7.3.18 Small Signal Model for Frequency Compensation

The TPS54478 uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits. The compensation circuits are shown in [Figure 33](#). The Type 2 circuits are most likely implemented in high bandwidth power supply designs using low ESR output capacitors. In Type 2A, one additional high frequency pole is added to attenuate high frequency noise.

Feature Description (continued)




Figure 33. Type-II of Frequency Compensation

The design guidelines for TPS54478 loop compensation are addressed in the [Application Information](#) section with more details. The approach is to run the Pspice model first to find the accurate response of the power stage with slope compensation effect. The compensation network is then designed based on the desired crossover frequency. The crossover frequency and phase margin are more closer to the measured results when the slope compensation effect is included.

For type-II compensation, the modulator pole, $f_{p\text{mod}}$, and the esr zero, f_{z1} can be calculated using [Equation 13](#) and [Equation 14](#). Derating the output capacitor (C_{OUT}) is needed if the output voltage is a high percentage of the capacitor rating. Use the capacitor manufacturer information to derate the capacitor value. Use [Equation 15](#) and [Equation 16](#) to estimate a starting point for the crossover frequency, f_c . [Equation 15](#) is the geometric mean of the modulator pole and the esr zero and [Equation 16](#) is the mean of modulator pole and the switching frequency. Use the lower value of [Equation 15](#) or [Equation 16](#) as the maximum crossover frequency.

$$f_{p\text{ mod}} = \frac{I_{out\text{ max}}}{2\pi \times V_{out} \times C_{out}} \quad (13)$$

$$f_{z\text{ mod}} = \frac{1}{2\pi \times R_{esr} \times C_{out}} \quad (14)$$

$$f_c = \sqrt{f_{p\text{ mod}} \times f_{z\text{ mod}}} \quad (15)$$

$$f_c = \sqrt{f_{p\text{ mod}} \times \frac{f_{sw}}{2}} \quad (16)$$

The type-III compensation is recommended to achieve higher crossover frequency by introducing extra phase lift. By adding a small capacitor C3 in parallel with R1, one-pair of zero and pole is generated as given by [Equation 17](#) and [Equation 18](#). The [Application Information](#) section provides step-by-step design guidelines for Type-III compensation with the effect of slope compensation included.

Feature Description (continued)




Figure 34. Type-III of Frequency Compensation

$$f_z = \frac{1}{2\pi \times R1 \times C3} \quad (17)$$

$$f_p = \frac{1}{2\pi \times (R1 / R2) \times C3} \quad (18)$$

7.4 Device Functional Modes

7.4.1 PWM Operation

TPS54478 is a synchronous buck converter. Normal operation occurs when V_{IN} is above 2.95 V and the SS/ENA pins is high to enable the device.

7.4.2 Standby Operation

TPS54478 can be placed in standby when the SS/ENA pin is set low, disabling the device.

7.5 Programming

7.5.1 Sequencing

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN, and PWRGD pins. The sequential method can be implemented using an open drain or collector output of a power on reset pin of another device. [Figure 23](#) shows the sequential method. The PWRGD is coupled to the EN pin on the TPS54478 which enables the second power supply once the primary supply reaches regulation.

Ratio-metric start up can be accomplished by connecting the SS/TR pins together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow start time the pull up current source must be doubled in [Equation 4](#). The ratio metric method is illustrated in [Figure 25](#).

8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

TPS54478 is a synchronous buck converter. It can convert an input voltage of 2.95 V to 6 V to a lower voltage. Maximum output current is 4 A.

8.2 Typical Application

The schematic diagram for this design example is shown in [Figure 36](#). The component reference designators of this schematic are used for the equations in [Detailed Design Procedure](#).



Copyright © 2016, Texas Instruments Incorporated

Figure 35. Typical Application

8.2.1 Design Requirements

This example details the design of a high frequency switching regulator design using ceramic output capacitors. This design is available as the TPS54478EVM-037 (PWR037) evaluation module (EVM). A few parameters must be known in order to start the design process. These parameters are typically determined on the system level. For this example, start with the following known parameters:


Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Output Voltage	1.8 V
Transient Response 1 A to 3.0 A load step	$\Delta V_{out} = 3\%$
Maximum Output Current	4 A
Input Voltage	3 V to 6 V, 5 V nominal
Output Voltage Ripple	< 30 mV p-p
Switching Frequency (Fsw)	1000 kHz

8.2.2 Detailed Design Procedure

8.2.2.1 Selecting the Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, choose the highest switching frequency possible since this produces the smallest solution size. The high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the highest switching frequency causes extra switching losses, which hurt the converter's performance. The converter is capable of running from 300 kHz to 2 MHz. Unless a small solution size is an ultimate goal, a moderate switching frequency of 1 MHz is selected to achieve both a small solution size and a high efficiency operation. Using Equation 7, R4 is calculated to be 35.4 kΩ. A standard 1% 35.7 kΩ value was chosen in the design.



Copyright © 2016, Texas Instruments Incorporated

Figure 36. High Frequency, 1.8 V Output Power Supply Design with Adjusted UVLO

8.2.2.2 Output Inductor Selection

The inductor selected works for the entire TPS54478 input voltage range. To calculate the value of the output inductor, use Equation 19. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, K_{IND} is normally from 0.1 to 0.3 for the majority of applications.

For this design example, use $K_{IND} = 0.3$ and the inductor value is calculated to be 1.05 μH. For this design, a nearest standard value was chosen: 1.2 μH. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 21 and Equation 22.

For this design, the RMS inductor current is 4.01 A and the peak inductor current is 4.53 A. The chosen inductor is a Coilcraft XAL5030-122ME. It has a saturation current rating of 11.8 A (20% inductance loss) and a RMS current rating of 8.7 A (20 °C temperature rise). The series resistance is 6.78 mΩ typical.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

$$L1 = \frac{V_{inmax} - V_{out}}{I_o \times K_{IND}} \times \frac{V_{out}}{V_{inmax} \times f_{sw}} \quad (19)$$

$$I_{ripple} = \frac{V_{inmax} - V_{out}}{L1} \times \frac{V_{out}}{V_{inmax} \times f_{sw}} \quad (20)$$

$$I_{Lrms} = \sqrt{I_o^2 + \frac{1}{12} \times \left(\frac{V_o \times (V_{inmax} - V_o)}{V_{inmax} \times L1 \times f_{sw}} \right)^2} \quad (21)$$

$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2} \quad (22)$$

8.2.2.3 Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 23 shows the minimum output capacitance necessary to accomplish this.

For this example, the transient load response is specified as a 3% change in V_{out} for a load step from 1 A (25% load) to 3 A (75% load). For this example, $\Delta I_{out} = 3 - 1 = 2.0$ A and $\Delta V_{out} = 0.03 \times 1.8 = 0.054$ V. Using these numbers gives a minimum capacitance of 74.1 μ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Equation 24 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where f_{sw} is the switching frequency, V_{ripple} is the maximum allowable output voltage ripple, and I_{ripple} is the inductor ripple current. In this case, the maximum output voltage ripple is 30 mV. Under this requirement, Equation 24 yields 4.4 μ F.

$$C_o > \frac{2 \times \Delta I_{out}}{f_{sw} \times \Delta V_{out}}$$

where

- ΔI_{out} is the change in output current, f_{sw} is the regulators switching frequency and ΔV_{out} is the allowable change in the output voltage. (23)

$$C_o > \frac{1}{8 \times f_{sw}} \times \frac{1}{\frac{V_{ripple}}{I_{ripple}}} \quad (24)$$

Equation 25 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 25 indicates the ESR should be less than 28.6 m Ω . In this case, the ESR of the ceramic capacitor is much less than 28.6 m Ω .

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases this minimum value. For this example, two 47 μ F 10 V X5R ceramic capacitors with 3 m Ω of ESR are used. The estimated capacitance after derating is $2 \times 45 \mu$ F = 90 μ F.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. Equation 26 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 26 yields 303 mA.

$$Resr < \frac{Voripple}{I_{ripple}} \quad (25)$$

$$I_{corms} = \frac{V_{out} \times (V_{inmax} - V_{out})}{\sqrt{12} \times V_{inmax} \times L1 \times f_{sw}} \quad (26)$$

8.2.2.4 Input Capacitor

The TPS54478 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 10 µF of effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54478. The input ripple current can be calculated using Equation 27.

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 10 V voltage rating is required to support the maximum input voltage. For this example, one 10 µF and one 0.1 µF 10 V capacitors in parallel have been selected. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 28. Using the design example values, $I_{outmax} = 4$ A, $C_{in} = 10$ µF, $f_{sw} = 1$ MHz, yields an input voltage ripple of 99 mV and a rms input ripple current of 1.95 A.

$$I_{cirms} = I_{out} \times \sqrt{\frac{V_{out}}{V_{inmin}}} \times \frac{(V_{inmin} - V_{out})}{V_{inmin}} \quad (27)$$

$$\Delta V_{in} = \frac{I_{outmax} \times 0.25}{C_{in} \times f_{sw}} \quad (28)$$

8.2.2.5 Slow Start Capacitor

The slow start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54478 reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems.

The slow start capacitor value can be calculated using Equation 29. For the example circuit, the slow start time is not too critical since the output capacitor value is 2×47 µF which does not require much current to charge to 1.8 V. The example circuit has the slow start time set to an arbitrary value of 3.33 ms which requires a 10 nF capacitor.

$$C6(nF) = 3 \cdot T_{ss}(mS) \quad (29)$$

8.2.2.6 Bootstrap Capacitor Selection

A 0.1-µF ceramic capacitor must be connected between the BOOT to PH pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10 V or higher voltage rating.

8.2.2.7 Output Voltage and Feedback Resistors Selection

For the example design, 10.0 kΩ was selected for R7. Using [Equation 30](#), R6 is calculated as 20.0 kΩ. The nearest standard 1% resistor is 20.0 kΩ.

$$R6 = R7 \cdot \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \quad (30)$$

Due to the internal design of the TPS54478, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.6 V. Above 0.6 V, the output voltage may be limited by the minimum controllable on time. The minimum output voltage in this case is given by [Equation 31](#):

$$V_{outmin} = \text{Ontonememin} \times F_{smax} \times (V_{inmax} - I_{outmin} \times R_{DSmin}) - I_{outmin} \times (R_L + R_{DSmin})$$

where

- V_{outmin} = minimum achievable output voltage
 - Ontonememin = minimum controllable on-time (100 ns typical, 120 ns no load)
 - F_{smax} = maximum switching frequency including tolerance
 - V_{inmax} = maximum input voltage
 - I_{outmin} = minimum load current
 - R_{DSmin} = minimum high-side MOSFET on resistance (see [Electrical Characteristics](#))
 - R_L = series resistance of output inductor
- (31)

There is also a maximum achievable output voltage which is limited by the minimum off time. The maximum output voltage is given by [Equation 32](#):

$$V_{outmax} = V_{in} \times \left(1 - \frac{\text{Offtimemax}}{t_s} \right) - I_{outmax} \times (R_{DSmax} + R_L) - (0.7 - I_{outmax} \times R_{DSmax}) \times \left(\frac{t_{dead}}{t_s} \right)$$

where

- V_{outmax} = maximum achievable output voltage
 - V_{in} = minimum input voltage
 - Offtimemax = maximum off time (180 ns typical for adequate margin)
 - $t_s = 1/F_s$
 - I_{outmax} = maximum current
 - R_{DSmax} = maximum high-side MOSFET on resistance (see [Electrical Characteristics](#))
 - R_L = DCR of the inductor
 - t_{dead} = dead time (40 ns)
- (32)

8.2.2.8 Compensation

There are several possible methods to design closed loop compensation for dc/dc converters. For the ideal current mode control, the design equations can be easily simplified. The power stage gain is constant at low frequencies, and rolls off at -20 dB/decade above the modulator pole frequency. The power stage phase is 0 degrees at low frequencies and starts to fall one decade above the modulator pole frequency reaching a minimum of -90 degrees one decade above the modulator pole frequency. The modulator pole is a simple pole shown in [Equation 33](#).

$$F_{PMOD} = \frac{1}{2 \cdot \pi \cdot C_{OUT} \cdot R_{OUT}} \quad (33)$$

For the TPS54478 most circuits will have relatively high amounts of slope compensation. As more slope compensation is applied, the power stage characteristics will deviate from the ideal approximations. The phase loss of the power stage will now approach -180 degrees, making compensation more difficult. The power stage transfer function can be solved but it is a tedious hand calculation that does not lend itself to simple approximations. It is best to use Pspice or TINA-TI to accurately model the power stage gain and phase so that a

reliable compensation circuit can be designed. That is the technique used in this design procedure. Using the pspice model of [SLVM279](#) apply the values calculated previously to the output filter components of L1, C9, and C10. Set Rload to the appropriate value. For this design, L1 = 1.2 μH. C8 and C9 use the derated capacitance value of 45 μF, and the ESR is set to 3 mΩ. The Rload resistor is 1.8 / 4 = 450 mΩ. Now the power stage characteristic can be plotted as shown in [Figure 37](#).




Figure 37. Power Stage Gain and Phase Characteristics

For this design, the intended crossover frequency is 70 kHz. From the power stage gain and phase plots, the gain at 70 kHz is -12.03 dB and the phase is -131.86 degrees. For 60 degrees of phase margin, additional phase boost from a feed forward capacitor in parallel with the upper resistor of the voltage set point divider will be required. R3 sets the gain of the compensated error amplifier to be equal and opposite the power stage gain at crossover. The required value of R3 can be calculated from [Equation 34](#).

$$R3 = \frac{10^{\frac{-G_{PWRSTG}}{20}}}{g_{m_{EA}}} \cdot \sqrt{\frac{V_{out}}{V_{REF}}} \quad (34)$$

To maximize phase gain, the compensator zero is placed one decade below the crossover frequency of 70 kHz. The required value for C5 is given by [Equation 35](#).

$$C5 = \frac{1}{2 \cdot \pi \cdot R3 \cdot \frac{F_{CO}}{10}} \quad (35)$$

To maximize phase gain the high frequency pole is not implemented and C4 is not populated. The pole can be useful to offset the ESR of aluminum electrolytic output capacitors. If desired the value for C4 can be calculated from [Equation 36](#).

$$C4 = \frac{1}{2 \cdot \pi \cdot R3 \cdot F_P} \quad (36)$$

For maximum phase boost, the pole frequency F_P will typically be one decade above the intended crossover frequency F_{CO} .

The feed forward capacitor C10, is used to increase the phase boost at crossover above what is normally available from Type II compensation. It places an additional zero/pole pair located at [Equation 37](#) and [Equation 38](#).

$$F_Z = \frac{1}{2 \cdot \pi \cdot C10 \cdot R6} \quad (37)$$

$$F_P = \frac{1}{2 \cdot \pi \cdot C10 \cdot R6 \parallel R7} \quad (38)$$

This zero and pole pair is not independent. Once the zero location is chosen, the pole is fixed as well. For optimum performance, the zero and pole should be located symmetrically about the intended crossover frequency. The required value for C10 can be calculated from [Equation 39](#).

$$C10 = \frac{1}{2 \cdot \pi \cdot R6 \cdot F_{CO} \cdot \sqrt{\frac{V_{REF}}{V_{OUT}}}} \quad (39)$$

For this design the calculated values for the compensation components are $R3 = 30.6 \text{ k}\Omega$, $C5 = 736 \text{ pF}$ and $C10 = 197 \text{ pF}$. Using standard values, the compensation components are $R3 = 30.9 \text{ k}\Omega$, $C5 = 820 \text{ pF}$ and $C10 = 220 \text{ pF}$.

8.2.3 Application Curves




Figure 38. Efficiency vs Load Current




Figure 39. Efficiency vs Load Current




Figure 40. Transient Response, 2 A Step






Figure 41. Power Up VOUT, VIN




Time = 2 ms/div

Figure 42. Power Up VOUT, EN




Time = 2 msec / div

Figure 43. Power Up into Prebias Voltage




Time = 2 ms/div

Figure 44. Power Down VOUT, VIN




Time = 2 ms/div

Figure 45. Power Down VOUT, EN



Time = 500 ns/div

Figure 46. Output Ripple, $I_{OUT} = 4$ A



Time = 500 ns/div

Figure 47. Input Ripple, $I_{OUT} = 4$ A




Figure 48. Closed Loop Response, $V_{IN} = 5\text{ V}$, $I_{OUT} = 4\text{ A}$




Figure 49. Output Voltage Regulation vs Load Current




Figure 50. Output Voltage Regulation vs Input Voltage




Figure 51. Hiccup Mode Current Limit




Figure 52. Hiccup Mode Current Limit




Figure 53. Start Up Characteristic

9 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range between 2.95 V and 6 V. This input supply should be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100 μF is a typical choice.


10 Layout

10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. Care should be taken to minimize the loop area formed by the bypass capacitor connections and the VIN pins. See Figure 54 for a PCB layout example. The GND pins and AGND pin should be tied directly to the power pad under the IC. The power pad should be connected to any internal PCB ground planes using multiple vias directly under the IC. Additional vias can be used to connect the top side ground area to the internal planes near the input and output capacitors. For operation at full rated load, the top side ground area along with any additional internal ground planes must provide adequate heat dissipating area.

Locate the input bypass capacitor as close to the IC as possible. The PH pin should be routed to the output inductor. Since the PH connection is the switching node, the output inductor should be located very close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The boot capacitor must also be located close to the device. The sensitive analog ground connections for the feedback voltage divider, compensation components, slow start capacitor and frequency set resistor should be connected to a separate analog ground trace as shown. The RT/CLK pin is particularly sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.

10.2 Layout Example



○ VIA to Ground Plane

Figure 54. PCB Layout Example

10.3 Power Dissipation Estimate

The following formulas show how to estimate the IC power dissipation under continuous conduction mode (CCM) operation. The power dissipation of the IC (P_{tot}) includes conduction loss (P_{con}), dead time loss (P_d), switching loss (P_{sw}), gate drive loss (P_{gd}) and supply current loss (P_q).

$$P_{con} = I_o^2 \times R_{DS_on_Temp}$$

$$P_d = f_{sw} \times I_o \times 0.7 \times 40 \times 10^{-9}$$

$$P_{sw} = 1/2 \times V_{in} \times I_o \times f_{sw} \times 7 \times 10^{-9}$$

$$P_{gd} = 2 \times V_{in} \times f_{sw} \times 6 \times 10^{-9}$$

$$P_q = V_{in} \times 525 \times 10^{-6}$$

Where:

I_o is the output current (A).

R_{DS_on_Temp} is the on-resistance of the high-side MOSFET with given temperature (Ω).

V_{in} is the input voltage (V).

f_{sw} is the switching frequency (Hz).

So

$$P_{tot} = P_{con} + P_d + P_{sw} + P_{gd} + P_q$$

For given T_A,

$$T_J = T_A + R_{th} \times P_{tot}$$

For given T_{JMAX} = 150°C

$$T_{Amax} = T_{Jmax} - R_{th} \times P_{tot}$$

Where:

P_{tot} is the total device power dissipation (W).

T_A is the ambient temperature (°C).

T_J is the junction temperature (°C).

R_{th} is the thermal resistance of the package (°C/W).

T_{JMAX} is maximum junction temperature (°C).

T_{AMAX} is maximum ambient temperature (°C).

There are additional power losses in the regulator circuit due to the inductor AC and DC losses and trace resistance that impact the overall efficiency of the regulator.

11 器件和文档支持

11.1 器件支持

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 使用 WEBENCH® 工具创建定制设计

[单击此处](#)，使用 TPS54478 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

1. 首先键入输入电压 (V_{IN})、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
2. 使用优化器拨盘优化关键参数设计，如效率、封装和成本。
3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息，请访问 www.ti.com.cn/WEBENCH。

11.2 文档支持

11.2.1 相关文档

请参阅如下相关文档：

- 如需 SWIFT™ 文档，请参阅 TI 网站 www.ti.com.cn/swift
- 《TPS54478EVM-037 4A SWIFT™ 稳压器评估模块》用户指南 (SLVU470)

11.3 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

SWIFT, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.7 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请参阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS54478RTER	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54478
TPS54478RTER.A	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54478
TPS54478RTET	Active	Production	WQFN (RTE) 16	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54478
TPS54478RTET.A	Active	Production	WQFN (RTE) 16	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54478
TPS54478RTETG4	Active	Production	WQFN (RTE) 16	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54478
TPS54478RTETG4.A	Active	Production	WQFN (RTE) 16	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54478

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54478RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54478RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54478RTETG4	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54478RTER	WQFN	RTE	16	3000	353.0	353.0	32.0
TPS54478RTET	WQFN	RTE	16	250	213.0	191.0	35.0
TPS54478RTETG4	WQFN	RTE	16	250	213.0	191.0	35.0

GENERIC PACKAGE VIEW


RTE 16


WQFN - 0.8 mm max height

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





4219119/A 03/2018


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


RTE0016F

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4219119/A 03/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTE0016F

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
84% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4219119/A 03/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月