支持 Eco-Mode™ 的 4.5V 至 42V 输入，3.5A，降压直流 - 直流转换器

查询样品: TPS54340-Q1

特性

- 符合汽车应用要求
- 具有符合 **AEC-Q100** 的下列结果：
  - 器件温度 **1** 级：**-40°C** 至 **125°C** 的环境运行温度范围
  - 器件人体模型 **(HBM)** 静电放电 **(ESD)** 分类等级 **H1C**
  - 器件充电器件模型 **(CDM) ESD** 分类等级 **C3B**
- 轻负载条件下使用脉冲跳跃实现的高效率 **Eco-mode™**
- **92mΩ** 高侧金属氧化物半导体场效应晶体管 **(MOSFET)**
- **146μA** 静态运行电流和 **2μA** 关断电流
- **100KHz** 至 **2.5MHz** 可调节开关频率
- 同步至外部时钟
- 轻负载条件下使用集成型引导 **(BOOT)** 再充电场效应晶体管 **(FET)** 实现的低压降
- 可调欠压闭锁 **(UVLO)** 电压和滞后
- **0.8V 1%** 内部电压基准
- **8** 引脚 **HSOIC PowerPAD™** 封装
- **-40°C** 至 **150°C** T_J 运行范围
- 由 **WEBENCH®** 软件工具支持

应用范围

- 车辆附件：全球卫星定位 **(GPS)**（请参见SLVA412），娱乐系统，高级驾驶员辅助系统 **(ADAS)**，紧急呼叫系统 **(eCall)**
- **USB** 专用充电端口和电池充电器（请参见SLVA464）
- 工业自动化和电机控制
- **12V** 和 **24V** 工业、汽车和通信电源系统

说明

TPS54340-Q1 器件是一款 42V，3.5A 降压稳压器，此稳压器具有一个集成高侧 MOSFET。 按照 ISO 7637 标准，此器件能够耐受的抛负载脉冲高达 45V。电流模式控制提供了简单的外部补偿和灵活的组件选择。 一个低纹波脉冲跳跃模式将无负载输出电源电流减小至 146μA。 当启用引脚被拉至低电平时，关断电源电流被减少至 1μA。

欠压闭锁在内部设定为 4.3V，但可用一个使能引脚上的外部电阻分压器将之提高。 输出电压启动斜升由内部控制以提供一个受控的启动并且消除过冲电压。

宽开关频率范围可实现对效率或者外部组件尺寸进行的优化。 频率折返和热关断在过载条件下保护内部和外部组件。

TPS54340-Q1 采用 8 引脚散热增强型 HSOIC PowerPAD 封装。

简化电路原理图



效率与负载电流间的关系



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Eco-mode, PowerPAD are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DEVICE INFORMATION

PIN CONFIGURATION

HSOIC PACKAGE
(TOP VIEW)



PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
BOOT	1	O	A bootstrap capacitor is required between BOOT and SW. If the voltage on this capacitor is below the minimum required to operate the high-side MOSFET, the output switches off until the capacitor is refreshed.
COMP	6	O	Error amplifier output and input to the output switch current (PWM) comparator. Connect frequency compensation components to this pin.
EN	3	I	Enable pin, with internal pullup-current source. Pull below 1.2 V to disable. Float to enable. Adjust the input undervoltage lockout with two resistors. See the Enable and Adjusting Undervoltage Lockout section.
FB	5	I	Inverting input of the transconductance (gm) error amplifier.
GND	7	–	Ground
RT/CLK	4	I	Resistor Timing and External Clock. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the operating mode returns to resistor frequency programming.
SW	8	I	The source of the internal high-side power MOSFET and switching node of the converter.
Thermal Pad	9	–	GND pin must be electrically connected to the exposed pad on the printed circuit board for proper operation.
VIN	2	I	Input supply voltage with 4.5-V to 42-V operating range.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE		UNIT
		MIN	MAX	
Input voltage	VIN	–0.3	45	V
	EN	–0.3	8.4	
	BOOT		53	
	FB	–0.3	3	
	COMP	–0.3	3	
	RT/CLK	–0.3	3.6	
Output voltage	BOOT-SW		8	V
	SW	–0.6	45	
	SW, 10-ns Transient	–2	45	
Electrostatic Discharge (HBM) QSS 009-105 (JESD22-A114A) and AEC-Q100			2	kV
Electrostatic Discharge (CDM) QSS 009-147 (JESD22-C101B.01) and AEC-Q100			500	V
Operating junction temperature		-40	150	°C
Storage temperature		-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

THERMAL METRIC(1)(2)		TPS54340-Q1	UNITS
		DDA (8 PINS)	
θ_{JA}	Junction-to-ambient thermal resistance (standard board)	42.0	°C/W
ψ_{JT}	Junction-to-top characterization parameter	5.9	
ψ_{JB}	Junction-to-board characterization parameter	23.4	
θ_{JCtop}	Junction-to-case(top) thermal resistance	45.8	
θ_{JCbot}	Junction-to-case(bottom) thermal resistance	3.6	
θ_{JB}	Junction-to-board thermal resistance	23.4	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2) Power rating at a specific ambient temperature TA should be determined with a junction temperature of 150°C. This is the point where distortion starts to substantially increase. See power dissipation estimate in application section of this data sheet for more information.

ELECTRICAL CHARACTERISTICS

T_J = –40°C to 150°C, VIN = 4.5 V to 42 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)						
	Operating input voltage		4.5		42	V
	Internal undervoltage lockout threshold	Rising	4.1	4.3	4.48	V
	Internal undervoltage lockout threshold hysteresis			325		mV
	Shutdown supply current	EN = 0 V, 25°C, 4.5 V ≤ VIN ≤ 42 V		2.25	4.5	μA
	Operating: nonswitching supply current	FB = 0.9 V, T_A = 25°C		146	175	
ENABLE AND UVLO (EN PIN)						
	Enable threshold voltage	No voltage hysteresis, rising and falling	1.1	1.2	1.3	V
	Input current	Enable threshold +50 mV		–4.6		μA
		Enable threshold –50 mV	–0.58	–1.2	-1.8	
	Hysteresis current		–2.2	–3.4	-4.5	μA
	Enable to COMP active	VIN = 12 V , T_A = 25°C		540		μs
INTERNAL SOFT-START TIME						
	Soft-Start Time	f_{SW} = 500 kHz, 10% to 90%		2.1		ms
	Soft-Start Time	f_{SW} = 2.5 MHz, 10% to 90%		0.42		ms
VOLTAGE REFERENCE						
	Voltage reference		0.792	0.8	0.808	V
HIGH-SIDE MOSFET						
	On-resistance	VIN = 12 V, BOOT-SW = 6 V		92	190	mΩ
ERROR AMPLIFIER						
	Input current			50		nA
	Error amplifier transconductance (g_M)	–2 μA < I_{COMP} < 2 μA, V_{COMP} = 1 V		350		μMhos
	Error amplifier transconductance (g_M) during soft-start	–2 μA < I_{COMP} < 2 μA, V_{COMP} = 1 V, V_{FB} = 0.4 V		77		μMhos
	Error amplifier dc gain	V_{FB} = 0.8 V		10,000		V/V
	Min unity gain bandwidth			2500		kHz
	Error amplifier source/sink	$V_{(COMP)}$ = 1 V, 100-mV overdrive		±30		μA
	COMP to SW current transconductance			12		A/V
CURRENT LIMIT						
	Current limit threshold	All VIN and temperatures, Open Loop(1)	4.5	5.5	6.8	A
		All temperatures, VIN = 12 V, Open Loop(1)	4.5	5.5	6.25	
		VIN = 12 V, T_A = 25°C, Open Loop(1)	5.2	5.5	5.85	
	Current limit threshold delay			60		ns
THERMAL SHUTDOWN						
	Thermal shutdown			176		°C
	Thermal shutdown hysteresis			12		°C
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)						
	Switching frequency range using RT mode		100		2500	kHz
f_{SW}	Switching frequency	R_T = 200 kΩ	450	500	550	kHz
	Switching frequency range using CLK mode		160		2300	kHz
	Minimum CLK input pulse width			15		ns
	RT/CLK high threshold			1.55	2	V
	RT/CLK low threshold		0.5	1.2		V
	RT/CLK falling edge to SW rising edge delay	Measured at 500 kHz with RT resistor in series		55		ns
	PLL lock in time	Measured at 500 kHz		78		μs

(1) Open Loop current limit measured directly at the SW pin and is independent of the inductor value and slope compensation.

TYPICAL CHARACTERISTICS

ON RESISTANCE vs JUNCTION TEMPERATURE



Figure 1.

VOLTAGE REFERENCE vs JUNCTION TEMPERATURE



Figure 2.

SWITCH CURRENT LIMIT vs JUNCTION TEMPERATURE



Figure 3.

SWITCH CURRENT LIMIT vs INPUT VOLTAGE



Figure 4.

SWITCHING FREQUENCY vs JUNCTION TEMPERATURE



Figure 5.

SWITCHING FREQUENCY vs RT/CLK RESISTANCE LOW FREQUENCY RANGE



Figure 6.

TYPICAL CHARACTERISTICS (continued)

SWITCHING FREQUENCY vs RT/CLK RESISTANCE HIGH FREQUENCY RANGE



Figure 7.

EA TRANSCONDUCTANCE vs JUNCTION TEMPERATURE



Figure 8.

EA TRANSCONDUCTANCE DURING SOFT-START vs JUNCTION TEMPERATURE



Figure 9.

EN PIN VOLTAGE vs JUNCTION TEMPERATURE



Figure 10.

EN PIN CURRENT vs JUNCTION TEMPERATURE



Figure 11.

EN PIN CURRENT vs JUNCTION TEMPERATURE



Figure 12.

TYPICAL CHARACTERISTICS (continued)



Figure 13.



Figure 14.



Figure 15.



Figure 16.



Figure 17.



Figure 18.

TYPICAL CHARACTERISTICS (continued)

BOOT-SW UVLO vs JUNCTION TEMPERATURE



Figure 19.

INPUT VOLTAGE UVLO vs JUNCTION TEMPERATURE



Figure 20.

SOFT-START TIME vs SWITCHING FREQUENCY



Figure 21.

OVERVIEW

The TPS54340-Q1 is a 42-V, 3.5-A, step-down (buck) regulator with an integrated high-side n-channel MOSFET. The device implements constant-frequency current-mode control which reduces output capacitance and simplifies external frequency compensation. The wide switching-frequency range of 100 kHz to 2500 kHz allows for either efficiency or size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground connected to the RT/CLK pin. The device has an internal phase-locked loop (PLL) connected to the RT/CLK pin that synchronizes the power switch turn-on to a falling edge of an external clock signal.

The TPS54340-Q1 has a default input start-up voltage of approximately 4.3 V. The EN pin adjusts the input voltage undervoltage-lockout (UVLO) threshold with two external resistors. An internal pullup-current source enables operation when the EN pin is floating. The operating current is 146 μA under no load condition (not switching). When the device is disabled, the supply current is 1 μA.

The integrated 92-mΩ high-side MOSFET supports high-efficiency power-supply designs capable of delivering 3.5 A of continuous current to a load. The gate-drive bias voltage for the integrated high-side MOSFET is supplied by a bootstrap capacitor connected from the BOOT to SW pins. The TPS54340-Q1 reduces the external component count by integrating the bootstrap recharge diode. The BOOT pin capacitor voltage is monitored by a UVLO circuit which turns off the high-side MOSFET when the BOOT to SW voltage falls below a preset threshold. An automatic BOOT capacitor recharge circuit allows the TPS54340-Q1 to operate at high duty cycles approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application. The minimum output voltage is the internal 0.8-V feedback reference.

Output-overvoltage transients are minimized by an Overvoltage Protection (OVP) comparator. When the OVP comparator is activated, the high-side MOSFET turns off and remains off until the output voltage is less than 106% of the desired output voltage.

The TPS54340-Q1 includes an internal soft-start circuit that slows the output rise time during startup to reduce in-rush current and output voltage overshoot. Output overload conditions reset the soft-start timer. When the overload condition is removed, the soft-start circuit controls the recovery from the fault output level to the nominal regulation voltage. A frequency-foldback circuit reduces the switching frequency during start-up and overcurrent fault conditions to help maintain control of the inductor current.

DETAILED DESCRIPTION

Fixed-Frequency PWM Control

The TPS54340-Q1 uses fixed-frequency peak-current-mode control with adjustable switching frequency. The output voltage is compared through external resistors connected to the FB pin to an internal voltage reference by an error amplifier. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output at the COMP pin controls the high-side power-switch current. When the high-side MOSFET switch current reaches the threshold level set by the COMP voltage, the power switch turns off. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements current limiting by clamping the COMP-pin voltage to a maximum level. The pulse skipping Eco-mode is implemented with a minimum voltage clamp on the COMP pin.

Slope Compensation Output Current

The TPS54340-Q1 adds a compensating ramp to the MOSFET switch-current sense signal. This slope compensation prevents sub-harmonic oscillations at duty cycles greater than 50%. The peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty-cycle range.

Pulse Skip Eco-mode™

The TPS54340-Q1 operates in a pulse skipping Eco-mode at light-load currents to improve efficiency by reducing switching and gate-drive losses. If the output voltage is within regulation and the peak-switch current at the end of any switching cycle is below the pulse-skipping current threshold, the device enters Eco-mode. The pulse-skipping current threshold is the peak switch-current level corresponding to a nominal COMP voltage of 600 mV.

When in Eco-mode, the COMP pin voltage is clamped at 600 mV and the high-side MOSFET is inhibited. Because the device is not switching, the output voltage begins to decay. The voltage control loop responds to the falling output voltage by increasing the COMP pin voltage. The high-side MOSFET enables and switching resumes when the error amplifier lifts COMP above the pulse skipping threshold. The output voltage recovers to the regulated value, and COMP eventually falls below the Eco-mode pulse-skipping threshold at which time the device again enters Eco-mode. The internal PLL remains operational when in Eco-mode. When operating at light-load currents in Eco-mode, the switching transitions occur synchronously with the external clock signal.

During Eco-mode operation, the TPS54340-Q1 senses and controls peak switch current, not the average load current. Therefore the load current at which the device enters Eco-mode is dependent on the output inductor value. The circuit in Figure 34 enters Eco-mode at about 31.4-mA output current. As the load current approaches zero, the device enters a pulse-skip mode during which it draws only 146-µA input quiescent current.

Low Dropout Operation and Bootstrap Voltage (BOOT)

The TPS54340-Q1 provides an integrated-bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate drive voltage for the high-side MOSFET. The BOOT capacitor refreshes when the high-side MOSFET is off and the external low-side diode conducts. The recommended value of the BOOT capacitor is 0.1 µF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended for stable performance over temperature and voltage.

When operating with a low-voltage difference from input to output, the high-side MOSFET of the TPS54340-Q1 operates at 100% duty cycle as long as the BOOT to SW pin voltage is greater than 2.1 V. When the voltage from BOOT to SW drops below 2.1 V, the high-side MOSFET turns off and an integrated low-side MOSFET pulls SW low to recharge the BOOT capacitor. To reduce the losses of the small low-side MOSFET at high output voltages, it is disabled at 24-V output and re-enabled when the output reaches 21.5 V.

Because the gate drive current sourced from the BOOT capacitor is small, the high-side MOSFET can remain on for many switching cycles before the MOSFET is turned off to refresh the capacitor. Thus the effective duty cycle of the switching regulator can be high, approaching 100%. The effective duty cycle of the converter during dropout is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, the low-side diode voltage, and the printed circuit board resistance.

The start and stop voltage for a typical 5-V output application is shown in Figure 22 where the Vin voltage is plotted versus load current. The start voltage is defined as the input voltage required to regulate the output within 1% of nominal. The stop voltage is defined as the input voltage at which the output drops by 5% or where switching stops.

During high-duty-cycle (low-dropout) conditions, the inductor-current ripple increases when the BOOT capacitor recharges which results in an increase in output voltage ripple. Increased ripple occurs when the off time required to recharge the BOOT capacitor is longer than the high-side off time associated with cycle by cycle PWM control.



Figure 22. 5-V Start-Stop Voltage

Error Amplifier

The TPS54340-Q1 voltage regulation loop is controlled by a transconductance error amplifier. The error amplifier compares the FB pin voltage to the lower of the internal soft-start voltage or the internal 0.8-V voltage reference. The transconductance (gm) of the error amplifier is 350 µA/V during normal operation. During soft-start operation, the transconductance is reduced to 78 µA/V and the error amplifier is referenced to the internal soft-start voltage.

The frequency compensation components (capacitor, series resistor and capacitor) are connected between the error amplifier output COMP pin and GND pin.

Adjusting the Output Voltage

The internal voltage reference produces a precise 0.8 V ±1% voltage reference over the operating temperature and voltage range by scaling the output of a bandgap reference circuit. The output voltage is set by a resistor divider from the output node to the FB pin. TI recommends to use divider resistors with a 1% tolerance or better. Select the low-side resistor R_{LS} for the desired divider current and use Equation 1 to calculate R_{HS}. To improve efficiency at light loads consider using larger value resistors. However, if the values are too high, the regulator is more susceptible to noise and voltage errors from the FB input current may become noticeable.

$$R_{HS} = R_{LS} \times \left(\frac{Vout - 0.8V}{0.8\ V} \right) \quad (1)$$

Enable and Adjusting Undervoltage Lockout

The TPS54340-Q1 is enabled when the VIN-pin voltage rises above 4.3 V and the EN-pin voltage exceeds the enable threshold of 1.2 V. The TPS54340-Q1 is disabled when the VIN pin voltage falls below 4 V or when the EN pin voltage is below 1.2 V. The EN pin has an internal pullup current source, I1, of 1.2 µA that enables operation of the TPS54340-Q1 when the EN pin floats.

If an application requires a higher undervoltage-lockout (UVLO) threshold, use the circuit shown in Figure 23 to adjust the input voltage UVLO with two external resistors. When the EN pin voltage exceeds 1.2 V, an additional 3.4 µA of hysteresis current, Ihys, is sourced out of the EN pin. When the EN pin is pulled below 1.2 V, the 3.4 µA Ihys current is removed. This additional current facilitates adjustable input voltage UVLO hysteresis. Use Equation 2 to calculate R_{UVLO1} for the desired UVLO hysteresis voltage. Use Equation 3 to calculate R_{UVLO2} for the desired VIN start voltage.

In applications designed to start at relatively low input voltages (for example 4.5 V) and withstand high input voltages (for example 40 V), the EN pin can experience a voltage greater than the absolute maximum voltage of 8.4 V during the high-input voltage condition. TI recommends to use a Zener diode to clamp the pin voltage below the absolute maximum rating.



Figure 23. Adjustable Undervoltage Lockout (UVLO)



Figure 24. Internal EN Clamp

$$R_{UVLO1} = \frac{V_{START} - V_{STOP}}{I_{HYS}} \quad (2)$$

$$R_{UVLO2} = \frac{V_{ENA}}{\frac{V_{START} - V_{ENA}}{R_{UVLO1}} + I_1} \quad (3)$$

Internal Soft-Start

The TPS54340-Q1 has an internal digital soft-start that ramps the reference voltage from 0 V to the final value in 1024 switching cycles. The internal soft-start time (10% to 90%) is calculated using Equation 4

$$t_{SS}(ms) = \frac{1024}{f_{SW}(kHz)} \quad (4)$$

If the EN pin is pulled below the stop threshold of 1.2 V, switching stops and the internal soft-start resets. The soft-start also resets in thermal shutdown.

Constant Switching Frequency and Timing Resistor (RT/CLK) Pin)

The switching frequency of the TPS54340-Q1 is adjustable over a wide range from 100 kHz to 2500 kHz by placing a resistor between the RT/CLK pin and GND pin. The RT/CLK pin voltage is typically 0.5 V and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use Equation 5 or Equation 6 or the curves in Figure 5 and Figure 6. To reduce the solution size one typically sets the switching frequency as high as possible, but tradeoffs of the conversion efficiency, maximum input voltage, and minimum controllable on time must be considered. The minimum-controllable on time is typically 135 ns which limits the maximum operating frequency in applications with high input-to-output step-down ratios. The maximum switching frequency is also limited by the frequency-foldback circuit. A more detailed discussion of the maximum switching frequency is provided in Accurate Current Limit Operation and Maximum Switchign Frequency.

$$RT\ (k\Omega) = \frac{92417}{f\,sw\ (kHz)^{0.991}} \quad (5)$$

$$f\,sw\ (kHz) = \frac{101756}{RT\ (k\Omega)^{1.008}} \quad (6)$$

Accurate Current Limit Operation and Maximum Switchign Frequency

The TPS54340-Q1 implements peak-current-mode control in which the COMP-pin voltage controls the peak current of the high-side MOSFET. A signal proportional to the high-side switch current and the COMP pin voltage are compared each cycle. When the peak switch current intersects the COMP control voltage, the high-side switch turns off. During overcurrent conditions that pull the output voltage low, the error amplifier increases switch current by driving the COMP pin high. The error amplifier output is clamped internally at a level which sets the peak switch-current limit. The TPS54340-Q1 provides an accurate current-limit threshold with a typical current-limit delay of 60 ns. With smaller inductor values, the delay results in a higher peak inductor current. The relationship between the inductor value and the peak inductor current is shown in Figure 25.



Figure 25. Current-Limit Delay

To protect the converter in overload conditions at higher switching frequencies and input voltages, the TPS54340-Q1 implements a frequency foldback. The oscillator frequency is divided by 1, 2, 4, and 8 as the FB pin voltage falls from 0.8 V to 0 V. The TPS54340-Q1 uses a digital-frequency foldback to enable synchronization to an external clock during normal start-up and fault conditions. During short-circuit events, the inductor current exceeds the peak current limit because of the high input voltage and the minimum-controllable on time. When the shorted load forces the output voltage low, the inductor current decreases slowly during the switch-off time. The frequency foldback effectively increases the off time by increasing the period of the switching cycle providing more time for the inductor current to ramp down.

With a maximum frequency-foldback ratio of 8, there is a maximum frequency at which the inductor current is controlled by frequency-foldback protection. Equation 8 calculates the maximum switching frequency at which the inductor current remains under control when V_{OUT} is forced to $V_{OUT(SC)}$. The selected operating frequency must not exceed the calculated value.

Equation 7 calculates the maximum switching-frequency limitation set by the minimum-controllable on time and the input-to-output step-down ratio. Setting the switching frequency above this value causes the regulator to skip switching pulses to achieve the low duty cycle required at maximum input voltage.

$$f_{SW(max\,skip)} = \frac{1}{t_{ON}} \times \left(\frac{I_O \times R_{dc} + V_{OUT} + V_d}{V_{IN} - I_O \times R_{DS(on)} + V_d} \right) \quad (7)$$

$$f_{SW(shift)} = \frac{f_{DIV}}{t_{ON}} \times \left(\frac{I_{CL} \times R_{dc} + V_{OUT(sc)} + V_d}{V_{IN} - I_{CL} \times R_{DS(on)} + V_d} \right) \quad (8)$$

I_O output current

I_{CL} current limit

R_{dc} inductor resistance

V_{IN} maximum input voltage

V_{OUT} output voltage

V_{OUTSC} output voltage during short

V_d diode voltage-drop

$R_{DS(on)}$ switch on resistance

t_{ON} controllable on time

f_{DIV} frequency divide equals (1, 2, 4, or 8)

Synchronization to RT/CLK Pin

The RT/CLK pin receives a frequency-synchronization signal from an external system clock. To implement this synchronization feature connect a square wave to the RT/CLK pin through either circuit network shown in Figure 26. The square wave applied to the RT/CLK pin must switch lower than 0.5 V and higher than 1.7 V and have a pulse-width greater than 15 ns. The synchronization frequency range is 160 kHz to 2300 kHz. The rising edge of the SW synchronizes to the falling edge of RT/CLK pin signal. The external synchronization circuit must be designed such that the default-frequency set-resistor is connected from the RT/CLK pin to ground when the synchronization signal is off. When using a low-impedance signal source, the frequency set resistor is connected in parallel with an AC-coupling capacitor to a termination resistor (for example 50 Ω) as shown in Figure 26. The two resistors in series provide the default-frequency setting resistance when the signal source is turned off. The sum of the resistance must set the switching frequency close to the external CLK frequency. TI recommends to AC-couple the synchronization signal through a 10-pF ceramic capacitor to RT/CLK pin.

The first time that the RT/CLK is pulled above the PLL threshold, the TPS54340-Q1 switches from the RT-resistor free-running frequency mode to the PLL-synchronized mode. The internal 0.5-V voltage source is removed and the RT/CLK pin becomes high impedance as the PLL begins to lock onto the external signal. The switching frequency can be higher or lower than the frequency set with the RT/CLK resistor. The device transitions from the resistor mode to the PLL mode and locks onto the external clock frequency within 78 µs. During the transition from the PLL mode to the resistor-programmed mode, the switching frequency falls to 150 kHz and then increases or decreases to the resistor programmed frequency when the 0.5-V bias voltage is reapplied to the RT/CLK resistor.

The switching frequency is divided by 8, 4, 2, and 1 as the FB pin voltage ramps from 0 to 0.8 V. The device implements a digital-frequency foldback to enable synchronizing to an external clock during normal startup and fault conditions. Figure 27, Figure 28 and Figure 29 show the device synchronized to an external system clock in continuous-conduction mode (CCM), discontinuous-conduction mode (DCM), and pulse-skip mode (Eco-Mode).



Figure 26. Synchronizing to a System Clock



Figure 27. Plot of Synchronizing in CCM



Figure 28. Plot of Synchronizing in DCM



Figure 29. Plot of Synchronizing in Eco-Mode™

Overvoltage Protection

The TPS54340-Q1 incorporates an output-overvoltage-protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients in designs with low output capacitance. For example, when the power-supply output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the FB pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier increases to a maximum voltage corresponding to the peak current-limit threshold. When the overload condition is removed, the regulator output rises and the error amplifier output transitions to the normal operating level. In some applications, the power-supply output voltage increases faster than the response of the error amplifier output resulting in an output overshoot.

The OVP feature minimizes output overshoot when using a low-value output capacitor by comparing the FB-pin voltage to the rising OVP threshold which is nominally 109% of the internal voltage reference. If the FB-pin voltage is greater than the rising OVP threshold, the high-side MOSFET is immediately disabled to minimize output overshoot. When the FB voltage drops below the falling OVP threshold, which is nominally 106% of the internal voltage reference, the high-side MOSFET resumes normal operation.

Thermal Shutdown

The TPS54340-Q1 provides an internal thermal shutdown to protect the device when the junction temperature exceeds 176°C. The high-side MOSFET stops switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature falls below 164°C, the device reinitiates the power-up sequence controlled by the internal soft-start circuitry.

Small-Signal Model for Loop Response

Figure 30 shows an equivalent model for the TPS54340-Q1 control loop which is simulated to check the frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gm_{EA} of
3350 µA/V. The error amplifier is modeled using an ideal voltage-controlled current source. The resistor R_o and capacitor C_o model the open-loop gain and frequency response of the amplifier. The 1-mV AC-voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting c/a provides the small-signal response of the frequency compensation. Plotting a/b provides the small-signal response of the overall loop. The dynamic loop response is evaluated by replacing R_L with a current source with the appropriate load-step amplitude and step rate in a time-domain analysis. This equivalent model is only valid for continuous conduction mode (CCM) operation.



Figure 30. Small-Signal Model for Loop Response

Simple Small-Signal Model for Peak-Current-Mode Control

Figure 31 describes a simple small-signal model that is used to design the frequency compensation. The TPS54340-Q1 power stage is approximated by a voltage-controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control-to-output transfer function is shown in Equation 9 and consists of a DC gain, one dominant pole, and one ESR zero. The quotient of the change in switch current and the change in COMP-pin voltage (node c in Figure 30) is the power-stage transconductance, gm_{PS}. The gm_{PS} for the TPS54340-Q1 is 12 A/V. The low-frequency gain of the power stage is the product of the transconductance and the load resistance as shown in Equation 10.

As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This variation with the load is problematic at first glance, but fortunately the dominant pole moves with the load current (see Equation 11). The combined effect is highlighted by the dashed line in the right half of Figure 31. As the load current decreases, the gain increases and the pole frequency lowers, which keeps the 0-dB crossover frequency the same as load conditions vary. The type of output capacitor chosen determines whether the ESR zero has a profound effect on the frequency compensation design. Because the phase margin is increased by the ESR zero of the output capacitor (see Equation 12), the use of high-ESR aluminum-electrolytic capacitors reduces the number frequency compensation components required to stabilize the overall loop.



Figure 31. Simple Small-Signal Model and Frequency Response for Peak-Current-Mode Control

$$\frac{V_{OUT}}{V_C} = Adc \times \frac{\left(1 + \frac{s}{2\pi \times f_Z}\right)}{\left(1 + \frac{s}{2\pi \times f_P}\right)} \quad (9)$$

$$Adc = gm_{ps} \times R_L \quad (10)$$

$$f_P = \frac{1}{C_{OUT} \times R_L \times 2\pi} \quad (11)$$

$$f_Z = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi} \quad (12)$$

Small-Signal Model for Frequency Compensation

The TPS54340-Q1 uses a transconductance amplifier for the error amplifier and supports three of the commonly-used frequency-compensation circuits. The compensation circuits, Type 2A, Type 2B, and Type 1, are shown in Figure 32. Type 2 circuits are typically implemented in high-bandwidth power-supply designs using low -ESR output capacitors. The Type 1 circuit is used with power-supply designs with high-ESR aluminum-electrolytic or tantalum capacitors. Equation 13 and Equation 14 relate the frequency response of the amplifier to the small-signal model in Figure 32. The open-loop gain and bandwidth are modeled using the R_O and C_O shown in Figure 32. See APPLICATION INFORMATION for a design example using a Type-2A network with a low-ESR output capacitor.

Equation 13 through Equation 22 are provided as a reference. An alternative is to use WEBENCH software tools to create a design based on the power supply requirements (www.ti.com/lsds/ti/analog/webench/overview.page).



Figure 32. Types of Frequency Compensation



Figure 33. Frequency Response of the Type-2A and Type-2B Frequency Compensation

$$Ro = \frac{Aol(V/V)}{gm_{ea}} \quad (13)$$

$$C_O = \frac{gm_{ea}}{2\pi \times BW\ (Hz)} \quad (14)$$

$$EA = A0 \times \frac{\left(1 + \frac{s}{2\pi \times f_{Z1}}\right)}{\left(1 + \frac{s}{2\pi \times f_{P1}}\right) \times \left(1 + \frac{s}{2\pi \times f_{P2}}\right)} \quad (15)$$

$$A0 = gm_{ea} \times Ro \times \frac{R2}{R1 + R2} \quad (16)$$

$$A1 = gm_{ea} \times Ro \,||\, R3 \times \frac{R2}{R1 + R2} \quad (17)$$

$$P1 = \frac{1}{2\pi \times Ro \times C1} \quad (18)$$

$$Z1 = \frac{1}{2\pi \times R3 \times C1} \quad (19)$$

$$P2 = \frac{1}{2\pi \times R3 \,||\, R_O \times (C2 + C_O)} \text{ type 2a} \quad (20)$$

$$P2 = \frac{1}{2\pi \times R3 \,||\, R_O \times C_O} \text{ type 2b} \quad (21)$$

$$P2 = \frac{1}{2\pi \times R_O \times (C2 + C_O)} \text{ type 1} \quad (22)$$

APPLICATION INFORMATION

Design Guide — Step-By-Step Design Procedure

This guide illustrates the design of a high-frequency switching regulator using ceramic output capacitors. A few parameters must be known in order to start the design process. These requirements are typically determined at the system level. Calculations can be done with the aid of WEBENCH or the excel spreadsheet (slvc452) located on the product page. This example is designed to the following known parameters:

Output Voltage	3.3 V
Transient Response 0.875-A to 2.625 A-load step	ΔV_{OUT} = 4 %
Maximum Output Current	3.5 A
Input Voltage	12 V nominal, 6 V to 42 V
Output Voltage Ripple	0.5% of V_{OUT}
Start Input Voltage (rising VIN)	5.75 V
Stop Input Voltage (falling VIN)	4.5 V

Selecting the Switching Frequency

The first step is to choose a switching frequency for the regulator. Typically, the designer uses the highest switching frequency possible because this produces the smallest solution size. High switching frequency allows for lower-value inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The switching frequency that can be selected is limited by the minimum on-time of the internal power switch, the input voltage, the output voltage, and the frequency-foldback protection.

Equation 7 and Equation 8 calculate the upper limit of the switching frequency for the regulator. Choose the lower value result from the two equations. Switching frequencies higher than these values results in pulse skipping or the lack of overcurrent protection during a short circuit.

The typical minimum on time, t_{onmin}, is 135 ns for the TPS54340-Q1. For this example, the output voltage is 3.3 V and the maximum input voltage is 42 V, which allows for a maximum switch frequency up to 712 kHz to avoid pulse skipping from Equation 7. To ensure overcurrent runaway is not a concern during short circuits use Equation 8 to determine the maximum switching frequency for frequency-foldback protection. With a maximum input voltage of 42 V, assuming a diode voltage of 0.7 V, inductor resistance of 21 mΩ, switch resistance of 92 mΩ, a current limit value of 4.7 A, and short-circuit output voltage of 0.1 V, the maximum switching frequency is 1260 kHz.

For this design, a lower switching frequency of 600 kHz is chosen to operate comfortably below the calculated maximums. To determine the timing resistance for a given switching frequency, use Equation 5 or the curve in Figure 6. The switching frequency is set by resistor R_3 shown in Figure 34. For 600 kHz operation, the closest standard value resistor is 162 kΩ.

$$f_{SW(maxskip)} = \frac{1}{135ns} \times \left(\frac{3.5\ A \times 21\ m\Omega + 3.3\ V + 0.7\ V}{42\ V - 3.5\ A \times 92\ m\Omega + 0.7\ V} \right) = 712\ kHz \quad (23)$$

$$f_{SW(shift)} = \frac{8}{135\ ns} \times \left(\frac{4.7\ A \times 21\ m\Omega + 0.1\ V + 0.7\ V}{42\ V - 4.7\ A \times 92\ m\Omega + 0.7\ V} \right) = 1260\ kHz \quad (24)$$

$$RT\ (k\Omega) = \frac{92417}{600\ (kHz)^{0.991}} = 163\ k\Omega \quad (25)$$



Figure 34. 3.3-V Output TPS54340-Q1 Design Example

Output Inductor Selection (L_O)

To calculate the minimum value of the output inductor, use Equation 26.

K_{IND} is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple-current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer, however, the following guidelines can be used.

For designs using low-ESR output capacitors such as ceramics, a value as high as K_{IND} = 0.3 is desirable. When using higher ESR output capacitors, K_{IND} = 0.2 yields better results. Because the inductor ripple current is part of the current-mode PWM-control system, the inductor ripple current must always be greater than 150 mA for stable PWM operation. In a wide input voltage regulator, the best choice is a relatively large inductor ripple current which provides sufficient ripple current with the input voltage at the minimum.

For this design example, K_{IND} = 0.3 and the minimum inductor value is calculated to be 4.8 µH. The nearest standard value is 5.6 µH. Not exceeding the RMS current and saturation current ratings of the inductor is important. The RMS and peak inductor current are determined by Equation 28 and Equation 29. For this design, the RMS inductor current is 3.5 A and the peak inductor current is 3.95 A. The chosen inductor is a WE 7443552560, which has a saturation current rating of 7.5 A and an RMS current rating of 6.7 A.

As the equation set demonstrates, lower ripple currents reduce the output voltage ripple of the regulator but require a larger value of inductance. Selecting higher ripple currents increases the output-voltage ripple of the regulator but allow for a lower inductance value.

The current flowing through the inductor is the inductor ripple current plus the output current. During power-up, faults, or transient load conditions, the inductor current can increase above the peak inductor current level calculated above. In transient conditions, the inductor current increases up to the switch current limit of the device. For this reason, the most conservative design approach is to choose an inductor with a saturation current rating equal to or greater than the switch current limit of the TPS54340-Q1, which is nominally 5.5 A.

$$L_{O(min)} = \frac{V_{IN(max)} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN(max)} \times f_{SW}} = \frac{42\ V\ -\ 3.3\ V}{3.5\ A\ x\ 0.3} \times \frac{3.3\ V}{42\ V \times 600\ kHz} = 4.8\ \mu H \quad (26)$$

$$I_{RIPPLE} = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times L_O \times f_{SW}} = \frac{3.3\ V\ x\ (42\ V\ -\ 3.3\ V)}{42\ V\ x\ 5.6\ \mu H\ x\ 600\ kHz} = 0.905\ A \quad (27)$$

$$I_{L(rms)} = \sqrt{(I_{OUT})^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{V_{IN(max)} \times L_O \times f_{SW}} \right)^2} = \sqrt{(3.5\ A)^2 + \frac{1}{12} \times \left(\frac{3.3\ V \times (42\ V\ -\ 3.3\ V)}{42\ V \times 5.6\ \mu H \times 600\ kHz} \right)^2} = 3.5\ A \quad (28)$$

$$I_{L(peak)} = I_{OUT} + \frac{I_{RIPPLE}}{2} = 3.5\ A + \frac{0.905\ A}{2} = 3.95\ A \quad (29)$$

Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance must be selected based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor must supply the increased load current until the regulator responds to the load step. The regulator does not respond immediately to a large, fast increase in the load current such as transitioning from no load to a full load. The regulator generally requires two or more clock cycles for the control loop to sense the change in output voltage and adjust the peak switch current in response to the higher load. The output capacitance must be large enough to supply the difference in current for two clock cycles to maintain the output voltage within the specified range. Equation 30 shows the minimum output capacitance necessary, where ΔI_{OUT} is the change in output current, f_{SW} is the regulators switching frequency and ΔV_{OUT} is the allowable change in the output voltage. For this example, the transient load response is specified as a 4% change in V_{OUT} for a load step from 0.875 A to 2.625 A. Therefore, ΔI_{OUT} is 2.625 A – 0.875 A = 1.75 A and ΔV_{OUT} = 0.04 × 3.3 = 0.13 V. Using these numbers gives a minimum capacitance of 44.9 µF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to be ignored. Aluminum-electrolytic and tantalum capacitors have higher ESR that must be included in load step calculations.

The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high-to-low load current. The catch diode of the regulator does not sink current so energy stored in the inductor produces an output-voltage overshoot when the load current rapidly decreases. A typical load-step response is shown in Figure 35. The excess energy absorbed in the output capacitor increases the voltage on the capacitor. The capacitor must be sized to maintain the desired output voltage during these transient periods. Equation 31 calculates the minimum capacitance required to keep the output voltage overshoot to a desired value, where L_O is the value of the inductor, I_{OH} is the output current under heavy load, I_{OL} is the output under light load, V_f is the peak output voltage, and V_I is the initial voltage. For this example, the worst-case load step is from 2.625 A to 0.875 A. The output voltage increases during this load transition and the stated maximum in our specification is 4% of the output voltage which makes V_f = 1.04 × 3.3 = 3.432. V_I is the initial capacitor voltage which is the nominal output voltage of 3.3 V. Using these numbers in Equation 31 yields a minimum capacitance of 38.6 µF.

Equation 32 calculates the minimum output capacitance needed to meet the output voltage ripple specification, where f_{SW} is the switching frequency, $V_{ORIPPLE}$ is the maximum allowable output voltage ripple, and I_{RIPPLE} is the inductor ripple current. Equation 32 yields 11.4 µF.

Equation 33 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 33 indicates the ESR must be less than 18 mΩ.

The most stringent criteria for the output capacitor is 44.9 µF required to maintain the output voltage within regulation tolerance during a load transient.

Capacitance de-ratings for aging, temperature, and DC bias increases this minimum value. For this example, 100-µF ceramic capacitors with 5 mΩ of ESR is used. The derated capacitance is 70 µF, which is well above the minimum required capacitance of 44.9 µF.

Capacitors are generally rated for a maximum ripple current that can be filtered without degrading capacitor reliability. Some capacitor data sheets specify the Root Mean Square (RMS) value of the maximum ripple current. Equation 34 calculates the RMS ripple current that the output capacitor must support. For this example, Equation 34 yields 261 mA.

$$C_{OUT} > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}} = \frac{2 \times 1.75\ A}{600\ kHz \times 0.13\ V} = 44.9\ \mu F \quad (30)$$

$$C_{OUT} > L_O \times \frac{\left((I_{OH})^2 - (I_{OL})^2\right)}{\left((V_f)^2 - (V_l)^2\right)} = 5.6\ \mu H \times \frac{\left(2.625\ A^2 - 0.875\ A^2\right)}{\left(3.432\ V^2 - 3.3\ V^2\right)} = 38.6\ \mu F \quad (31)$$

$$C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{1}{\left(\frac{V_{ORIPPLE}}{I_{RIPPLE}}\right)} = \frac{1}{8 \times 600\ kHz} \times \frac{1}{\left(\frac{16.5\ mV}{0.905\ A}\right)} = 11.4\ \mu F \quad (32)$$

$$R_{ESR} < \frac{V_{ORIPPLE}}{I_{RIPPLE}} = \frac{16.5\ mV}{0.905\ A} = 18\ m\Omega \quad (33)$$

$$I_{COUT(rms)} = \frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{\sqrt{12} \times V_{IN(max)} \times L_O \times f_{SW}} = \frac{3.3\ V \times (42\ V - 3.3\ V)}{\sqrt{12} \times 42\ V \times 5.6\ \mu H \times 600\ kHz} = 261\ mA \quad (34)$$

Catch Diode

The TPS54340-Q1 requires an external catch diode between the SW pin and GND. The selected diode must have a reverse voltage rating equal to or greater than $V_{IN(max)}$. The peak current rating of the diode must be greater than the maximum inductor current. Schottky diodes are typically a good choice for the catch diode due to their low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of 42-V reverse voltage is preferred to allow input voltage transients up to the rated voltage of the TPS54340-Q1.

For the example design, the B560C-13-F Schottky diode is selected for its lower forward voltage and good thermal characteristics compared to smaller devices. The typical forward voltage of the B560C-13-F is 0.70 V at 5 A.

The diode must also be selected with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off-time is multiplied by the forward voltage of the diode to calculate the instantaneous conduction losses of the diode. At higher switching frequencies, the AC losses of the diode must be taken into account. The AC losses of the diode are due to the charging and discharging of the junction capacitance and reverse recovery charge. Equation 35 is used to calculate the total power dissipation, including conduction losses and AC losses of the diode.

The B560C-13-F diode has a junction capacitance of 300 pF. Using Equation 35, the total loss in the diode is 2.42 W.

If the power supply spends a significant amount of time at light load currents or in sleep mode, consider using a diode which has a low leakage current and slightly higher forward voltage drop.

$$P_D = \frac{\left(V_{IN(max)} - V_{OUT}\right) \times I_{OUT} \times Vfd}{V_{IN(max)}} + \frac{C_j \times f_{SW} \times \left(V_{IN} + Vfd\right)^2}{2} =$$

$$\frac{(42\ V - 3.3\ V) \times 3.5\ A \times 0.7\ V}{42\ V} + \frac{300\ pF \times 600\ kHz \times (42\ V + 0.7\ V)^2}{2} = 2.42\ W \quad (35)$$

Input Capacitor

The TPS54340-Q1 requires a high-quality ceramic-type X5R or X7R input-decoupling capacitor with at least 3 µF of effective capacitance. Some applications benefit from additional bulk capacitance. The effective capacitance includes any loss of capacitance due to DC-bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple-current rating greater than the maximum input current ripple of the TPS54340-Q1. Equation 36 calculates the input ripple current.

The value of a ceramic capacitor varies significantly with temperature and the DC bias applied to the capacitor. Selecting a dielectric material that is more stable over temperature minimizes capacitance variations due to temperature. X5R and X7R ceramic dielectrics are generally selected for switching regulator capacitors because they have a high capacitance-to-volume ratio and are fairly stable over temperature. The input capacitor must also be selected with consideration for the DC bias. The effective value of a capacitor decreases as the DC bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 42-V voltage rating is required to support the maximum input voltage. Common-standard ceramic-capacitor voltage ratings include 4 V, 6.3 V, 10 V, 16 V, 25 V, 50 V, or 100 V. For this example, two 2.2-µF, 100-V capacitors in parallel are used. Table 1 shows several choices of high voltage capacitors.

The input capacitance value determines the input ripple voltage of the regulator. Equation 37 calculates the input voltage ripple. Using the design example values, I_{OUT} = 3.5 A, C_{IN} = 4.4 µF, f_{SW} = 600 kHz, yields an input voltage ripple of 331 mV and a RMS input ripple current of 1.74 A.

$$I_{CI(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}} \times \frac{\left(V_{IN(min)} - V_{OUT}\right)}{V_{IN(min)}}} = 3.5\ A \sqrt{\frac{3.3\ V}{6\ V} \times \frac{(6\ V\ -\ 3.3\ V)}{6\ V}} = 1.74\ A \tag{36}$$

$$\Delta V_{IN} = \frac{I_{OUT} \times 0.25}{C_{IN} \times f_{SW}} = \frac{3.5\ A \times 0.25}{4.4\ \mu F \times 600\ kHz} = 331\ mV \tag{37}$$

Table 1. Capacitor Types

VENDOR	VALUE (µF)	EIA Size	VOLTAGE (V)	DIALECTRIC	COMMENTS
Murata	1 to 2.2	1210	100	X7R	GRM32 series
	1 to 4.7		50		
	1	1206	100		GRM31 series
	1 to 2.2		50		
Vishay	1 to 1.8	2220	50		VJ X7R series
	1 to 1.2		100		
	1 to 3.9	2225	50		
	1 to 1.8		100		
TDK	1 to 2.2	1812	100		C series C4532
	1.5 to 6.8		50		
	1 to 2.2	1210	100		C series C3225
	1 to 3.3		50		
AVX	1 to 4.7	1210	50		X7R dielectric series
	1		100		
	1 to 4.7	1812	50		
	1 to 2.2		100		

Bootstrap-Capacitor Selection

A 0.1-µF ceramic capacitor must be connected between the BOOT and SW pins for proper operation. A ceramic capacitor with X5R or better grade dielectric is recommended. The capacitor should have a 10-V or higher voltage rating.

Undervoltage-Lockout Set Point

The Undervoltage Lockout (UVLO) is adjusted using an external voltage divider on the EN pin of the TPS54340-Q1. The UVLO has two thresholds, one for power-up when the input voltage is rising and one for power-down or brown-outs when the input voltage is falling. For the example design, the supply turns on and starts switching once the input voltage increases above 5.75 V (UVLO start). After the regulator starts switching, it should continue to do so until the input voltage falls below 4.5 V (UVLO stop).

Programmable UVLO-threshold voltages are set using the resistor divider of R_{UVLO1} and R_{UVLO2} between VIN and ground connected to the EN pin. Equation 2 and Equation 3 calculate the necessary resistance values. For the example application, a 365 kΩ between VIN and EN (R_{UVLO1}) and a 86.6 kΩ between EN and ground (R_{UVLO2}) are required to produce the 8-V and 6.25-V start and stop voltages.

$$R_{UVLO1} = \frac{V_{START} - V_{STOP}}{I_{HYS}} = \frac{5.75\ V - 4.5\ V}{3.4\ \mu A} = 368\ k\Omega \quad (38)$$

$$R_{UVLO2} = \frac{V_{ENA}}{\frac{V_{START} - V_{ENA}}{R_{UVLO1}} + I_1} = \frac{1.2\ V}{\frac{5.75\ V - 1.2\ V}{365\ k\Omega} + 1.2\ \mu A} = 87.8\ k\Omega \quad (39)$$

Output Voltage and Feedback Resistors Selection

The voltage divider of R5 and R6 sets the output voltage. For the example design, 10.2 kΩ was selected for R6. Using Equation 1, R5 is calculated as 31.9 kΩ. The nearest standard 1% resistor is 31.6 kΩ. Because of the input current of the FB pin, the current flowing through the feedback network must be greater than 1 µA to maintain the output voltage accuracy. This requirement is satisfied if the value of R6 is less than 800 kΩ. Choosing higher resistor values decreases quiescent current and improves efficiency at low output currents but can also introduce noise immunity problems.

$$R_{HS} = R_{LS} \times \frac{V_{OUT} - 0.8\ V}{0.8\ V} = 10.2\ k\Omega \times \left(\frac{3.3\ V - 0.8\ V}{0.8\ V}\right) = 31.9\ k\Omega \quad (40)$$

Compensation

There are several methods to design compensation for DC-DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Because the slope compensation is ignored, the actual crossover frequency is lower than the crossover frequency used in the calculations. This method assumes the crossover frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10-times greater the modulator pole.

To get started, the modulator pole, $f_{p(mod)}$, and the ESR zero, f_{z1}, must be calculated using Equation 41 and Equation 42. For C_{OUT}, use a derated value of 70 µF. Use equations Equation 43 and Equation 44 to estimate a starting point for the crossover frequency, f_{co}. For the example design, $f_{p(mod)}$ is 2411 Hz and $f_{z(mod)}$ is 455 kHz. Equation 42 is the geometric mean of the modulator pole and the ESR zero and Equation 44 is the mean of modulator pole and the switching frequency. Equation 43 yields 33.1 kHz and Equation 44 gives 26.9 kHz. Use the lower value of Equation 43 or Equation 44 for an initial crossover frequency. For this example, the target f_{co} is 26.9 kHz.

Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

$$f_{P(mod)} = \frac{I_{OUT(max)}}{2 \times \pi \times V_{OUT} \times C_{OUT}} = \frac{3.5\ A}{2 \times \pi \times 3.3\ V \times 70\ \mu F} = 2411\ Hz \quad (41)$$

$$f_{Z(mod)} = \frac{1}{2 \times \pi \times R_{ESR} \times C_{OUT}} = \frac{1}{2 \times \pi \times 5\ m\Omega \times 70\ \mu F} = 455\ kHz \quad (42)$$

$$f_{co} = \sqrt{f_{p(mod)} \times f_{z(mod)}} = \sqrt{2411\ Hz \times 455\ kHz} = 33.1\ kHz \quad (43)$$

$$f_{co} = \sqrt{f_{p(mod)} \times \frac{f_{SW}}{2}} = \sqrt{2411\ Hz \times \frac{600\ kHz}{2}} = 26.9\ kHz \quad (44)$$

To determine the compensation resistor, R4, use Equation 45. Assume the power-stage transconductance, gmps, is 12 A/V. The output voltage, V_O, reference voltage, V_{REF}, and amplifier transconductance, gmea, are 5 V, 0.8 V, and 350 µA/V, respectively. R4 is calculated as 11.6 kΩ and a standard value of 11.5 kΩ is selected. Use Equation 46 to set the compensation zero to the modulator pole frequency. Equation 46 yields 5740 pF for compensating capacitor C5. 5600 pF is used for this design.

$$R4 = \left(\frac{2 \times \pi \times f_{co} \times C_{OUT}}{gmps}\right) x \left(\frac{V_{OUT}}{V_{REF} \text{ x } gmea}\right) = \left(\frac{2 \times \pi \times 26.9 \text{ kHz} \times 70\ \mu F}{12 \text{ A/V}}\right) x \left(\frac{3.3 \text{ V}}{0.8 \text{ V x } 350\ \mu\text{A/V}}\right) = 11.6\ k\Omega \quad (45)$$

$$C5 = \frac{1}{2 \times \pi \times R4 \text{ x } f_{p(mod)}} = \frac{1}{2 \times \pi \times 11.5\ k\Omega \text{ x } 2411 \text{ Hz}} = 5740 \text{ pF} \quad (46)$$

A compensation pole is implemented if desired by adding capacitor C8 in parallel with the series combination of R4 and C5. Use the larger value calculated from Equation 47 and Equation 48 for C8 to set the compensation pole. The selected value of C8 is 47 pF for this design example.

$$C8 = \frac{C_{OUT} \text{ x } R_{ESR}}{R4} = \frac{70\ \mu F \text{ x } 5\ m\Omega}{11.5\ k\Omega} = 30.4 \text{ pF} \quad (47)$$

$$C8 = \frac{1}{R4 \text{ x } f sw \text{ x } \pi} = \frac{1}{11.5\ k\Omega \text{ x } 600 \text{ kHz x } \pi} = 46.1 \text{ pF} \quad (48)$$

Discontinuous Conduction Mode and Eco-mode™ Boundary

With an input voltage of 12 V, the power supply enters discontinuous-conduction mode when the output current is less than 342 mA. The power supply enters Eco-mode when the output current is lower than 31.4 mA. The input current draw is 237 µA with no load.

APPLICATION CURVES



Figure 35. Load Transient



Figure 36. Line Transient (8 V to 40 V)



Figure 37. Startup With VIN



Figure 38. Startup With EN



Figure 39. Output Ripple CCM



Figure 40. Output Ripple DCM



Figure 41. Output Ripple PSM



Figure 42. Input Ripple CCM



Figure 43. Input Ripple DCM



Figure 44. Low Dropout Operation



Figure 45. Low Dropout Operation



Figure 46. Low Dropout Operation



Figure 47. Efficiency vs Load Current



Figure 48.



Figure 49. Efficiency vs Load Current



Figure 50. Light-Load Efficiency



Figure 51. Overall Loop-Frequency Response



Figure 52. Regulation vs Load Current



Figure 53. Regulation vs Input Voltage

Power Dissipation Estimate

The following formulas estimate the TPS54340-Q1 power dissipation under continuous-conduction mode (CCM) operation. These equations should not be used if the device is operating in discontinuous-conduction mode (DCM).

The power dissipation of the IC includes conduction loss (P_{COND}), switching loss (P_{SW}), gate drive loss (P_{GD}) and supply current (P_Q). Example calculations are shown with the 12-V typical input voltage of the design example.

$$P_{COND} = (I_{OUT})^2 \times R_{DS(on)} \times \left(\frac{V_{OUT}}{V_{IN}} \right) = 3.5\ A^2 \times 92\ m\Omega \times \frac{3.3\ V}{12\ V} = 0.31\ W \quad (49)$$

$$P_{SW} = V_{IN} \times f_{SW} \times I_{OUT} \times t_{rise} = 12\ V \times 600\ kHz \times 3.5\ A \times 4.9\ ns = 0.123\ W \quad (50)$$

$$P_{GD} = V_{IN} \times Q_G \times f_{SW} = 12\ V \times 3nC \times 600\ kHz = 0.022\ W \quad (51)$$

$$P_Q = V_{IN} \times I_Q = 12\ V \times 146\ \mu A = 0.0018\ W \quad (52)$$

Where:

- I_{OUT} is the output current (A)
- $R_{DS(on)}$ is the on-resistance of the high-side MOSFET (Ω)
- V_{OUT} is the output voltage (V)
- V_{IN} is the input voltage (V)
- f_{SW} is the switching frequency (Hz)
- t_{rise} is the SW pin voltage rise time and can be estimated by trise = V_{IN} × 0.16 ns/V + 3 ns
- Q_G is the total gate charge of the internal MOSFET
- I_Q is the operating nonswitching supply current

Therefore,

$$P_{TOT} = P_{COND} + P_{SW} + P_{GD} + P_Q = 0.31\ W + 0.123\ W + 0.022\ W + 0.0018\ W = 0.457\ W \quad (53)$$

For given T_A,

$$T_J = T_A + R_{TH} \times P_{TOT} \quad (54)$$

For given $T_{J(max)}$ = 150°C

$$T_{A(max)} = T_{J(max)} - R_{TH} \times P_{TOT} \quad (55)$$

Where:

- P_{tot} is the total device power dissipation (W)
- T_A is the ambient temperature (°C)
- T_J is the junction temperature (°C)
- R_{TH} is the thermal resistance of the package (°C/W)
- $T_{J(max)}$ is maximum junction temperature (°C)
- $T_{A(max)}$ is maximum ambient temperature (°C)

Additional power losses occur in the regulator circuit due to the inductor AC and DC losses, the catch diode, and PCB trace resistance impacting the overall efficiency of the regulator.

Layout

Layout is a critical portion of good power-supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade performance. To reduce parasitic effects, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the anode of the catch diode. See Figure 54 for a PCB layout example. The GND pin should be tied directly to the power pad under the IC and the power pad.

The power pad should be connected to internal PCB ground planes using multiple vias directly under the IC. The SW pin should be routed to the cathode of the catch diode and to the output inductor. Because the SW connection is the switching node, the catch diode and output inductor should be located close to the SW pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. The RT/CLK pin is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts; however this layout has been shown to produce good results and is meant as a guideline.



Figure 54. PCB Layout Example

Estimated Circuit Area

Boxing in the components in the design of Figure 34 the estimated printed circuit board area is 1.025 in^2 (661 mm^2). This area does not include test points or connectors.



Figure 55. TPS54340-Q1 Inverting Power Supply from Application Note (SLVA317)



Figure 56. TPS54340-Q1 Split-Rail Power Supply Based on Application Note (SLVA369)

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS54340QDDAQ1	NRND	Production	SO PowerPAD (DDA) | 8	75 | TUBE	Yes	NIPDAU | NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	54340Q
TPS54340QDDAQ1.B	NRND	Production	SO PowerPAD (DDA) | 8	75 | TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	54340Q
TPS54340QDDARQ1	NRND	Production	SO PowerPAD (DDA) | 8	2500 | LARGE T&R	Yes	NIPDAU | NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	54340Q
TPS54340QDDARQ1.B	NRND	Production	SO PowerPAD (DDA) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	54340Q

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

OTHER QUALIFIED VERSIONS OF TPS54340-Q1 :

- Catalog : TPS54340

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

DDA 8 PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL–OUTLINE



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5–1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. This package complies to JEDEC MS–012 variation BA

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322–6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL OUTLINE



Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	3.3	2.6
0.127mm	3.1	2.4
0.152mm	2.9	2.2
0.178mm	2.8	2.1

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC–7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

PACKAGE OUTLINE

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
PADS 1-8

4214849/B 09/2025

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.03 X 3.80
0.125	2.71 X 3.40 (SHOWN)
0.150	2.47 X 3.10
0.175	2.29 X 2.87

4214849/B 09/2025

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

最后更新日期：2025 年 10 月