



# 22V 输入, 12A 集成场效应晶体管 (FET) 转换器 ,此转换器具有超低静态 (ULQ™)

查询样品: TPS51367

## 特性

- 输入电压范围: 3V 至 22V
- 输出电压范围: 0.6V 至 2V
- 12A 集成 FET 转换器
- 最少的外部组件数量
- ULQ™-100 模式运行以实现系统待机期间的长电池 使用寿命
- 软启动时间可由外部电容器设定
- 开关频率: 400kHz 和 800kHz
- D-CAP2™ 架构以实现高分子有机半导体固体电容 器 (POSCAP) 和所有多层陶瓷电容 (MLCC) 输出 电容器的使用
- 用于精确过流限制 (OCL) 保护的集成且支持温度补 偿的低侧导通电阻感测
- 电源良好输出 OCL, 过压保护 (OVP), 欠压保护 (UVP) 和欠压 闭锁 (UVLO) 保护
- 热关断(非锁存)
- 输出放电功能
- 集成升压金属氧化物半导体场效应晶体管 (MOSFET) 开关
- 焊球间距 0.4mm, 高度 1mm 的 28 引脚, 3.5mm x 4.5mm, RVE, 四方扁平无引线 (QFN) 封装

#### 应用范围

- 笔记本电脑 (VCCIO)
- 内存轨道 (DDR VDDQ)

## 说明

TPS51367 是一款高压输入、同步转换器,此转换器 带有集成的 FET, 它基于 DCAP-2™ 控制拓扑结构, 从而实现快速瞬态响应并支持 POSCAP 和所有 MLCC 输出电容器。 与 TI 领先的封装技术组合在一起, TI 专 有的 FET 技术为诸如 VCCIO 和 VDDQ 等用于 DDR 笔记本内存的单输出电源轨或者广泛应用中的任何负载 点 (POL) 提供最高密度的解决方案。

TPS51367 的主要特性是其 ULQ™-100 模式以实现低 偏置电流(低功率模式下为 100µA,由 LP# 启用)。 这个特性对于延长系统待机模式中的电池使用寿命非常 有帮助。


此特性集包括 800kHz 的开关频率。 可由一个外部电 容器设定的软启动时间。自动跳跃、预偏置启动、集成 引导加载开关、电源良好、使能和一整套的故障保护机 制,其中包括 OCL, UVP, OVP 5V UVLO 和热关 断。

它采用 3.5mm x 4.5mm, 焊球间距 0.4mm, 28 引脚 QFN (RVE) 封装,额定运行温度范围为 -10°C 至 85°C。

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. ULQ, DCAP-2 are trademarks of Texas Instruments.



# 简化的应用





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# ORDERING INFORMATION<sup>(1)</sup> (2)

T <sub>A</sub>	PACKAGE	ORDERABLE DEVICE NUMBER	PINS	TRANSPORT MEDIA	MINIMUM ORDER QUANTITY
10°C to 05°C	Plastic Quad Flat Pack	TPS51367RVET	20	Small tape-and-reel	250
–10°C to 85°C	(QFN)	TPS51367RVER	28	Large tape-and-reel	3000

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the TI website at www.ti.com.

<sup>(2)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			VALU	E	UNIT
			MIN	MAX	
	VIN		-0.3	30	
				36	
	BST	transient <10 ns		38	
		w/r/t SW		6	
Input voltage range (2)	SW			30	V
	EN, TR	P, NU, MODE, V5, LP#	-0.3	6	
	SLEW,	VSNS, REFIN, REFIN2	-0.3	3.6	
	GSNS		-0.35	0.35	
	PGND		-0.3	0.3	
	PGOOD		-0.3	6	
Output voltage range (2)	VREF		-0.3	3.6	V
	NC		-5	36	
	Human body model (HBM) QSS 009-105 (JESD22-A114A)			2000	V
Electrostatic discharge	Charged device model (CDM) QSS 009-147 (JESD22-C101B.01)			500	
Junction temperature range, T <sub>J</sub>		-10	150	°C	
Storage temperature ran	ge, T <sub>stg</sub>		-55	150	

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltage values are with respect to the network ground terminal unless otherwise noted.



# THERMAL INFORMATION

		TPS51367	·
	THERMAL METRIC <sup>(1)</sup>	QFN (RVE) (28 PINS)	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	40.2	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	22.8	
$\theta_{JB}$	Junction-to-board thermal resistance	20.1	°C // //
ΨЈΤ	Junction-to-top characterization parameter	1.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	19.4	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	2.2	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953. **RECOMMENDED OPERATING CONDITIONS** 

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supplu voltage range	VIN	3	22	
	V5	4.6	5.5	
Input voltage range	BST	-0.1	33.5	
	SW	-3	27	
	EN, TRIP, NU, MODE, LP#	-0.1	5.5	\ <i>\</i>
	SLEW, VSNS, REFIN, REFIN2	-0.1	3.5	V
	GSNS	-0.1	0.3	
	PGND	-0.1	0.1	
Output voltage range	PGOOD	-0.1	5.5	
	VREF, SLEW	-0.1	3.5	
Operating free-air tempe	rature, T <sub>A</sub>	-10	85	°C



# **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range,  $V_{IN} = 12 \text{ V}$ ,  $V_{V5} = 5 \text{ V}$ , MODE = GND,  $V_{EN} = 3.3 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY C	URRENT	·				
		T <sub>A</sub> = 25°C, No load, V <sub>EN</sub> = 5 V, LP # = 0 V		100		μA
$I_{V5}$	V5 supply current	T <sub>A</sub> = 25°C, No load, V <sub>EN</sub> = 5 V		560		·
I <sub>V5SDN</sub>	V5 shutdown current	T <sub>A</sub> = 25°C, No load, V <sub>EN</sub> = 0 V		1		μA
VREF OUT	PUT					
.,	5.4	I <sub>VREF</sub> = 30 μA, w.r.t. GSNS		2		V
$V_{VREF}$	Reference voltage	0 μA ≤ I <sub>VREF</sub> ≤ 300 μA, -10°C ≤ T <sub>A</sub> ≤ 85°C	-1%		1%	
I <sub>VREF(OCL)</sub>	Current limit	$(V_{VREF}-V_{GSNS}) = 1.7 \text{ V}$	0.4	1		mA
	AMPLIFIER	, , , , , , , , , , , , , , , , , , , ,			l.	
I <sub>VSNS</sub>	VSNS input current	V <sub>VSNS</sub> = 1 V	-1		1	μA
I <sub>VSNS(DIS)</sub>	VSNS discharge current	V <sub>EN</sub> = 0 V, V <sub>VSNS</sub> = 0.5 V		12		mA
SMPS FRE						
t <sub>OFF(min)</sub>	Minimum off-time			320		ns
t <sub>DEAD1</sub>	Deadtime1 <sup>(1)</sup>	SW rising to falling		10		ns
t <sub>DEAD2</sub>	Deadtime2 <sup>(1)</sup>	SW falling to rising		10		ns
	. BOOT STRAP SW				ı	
V <sub>FBST</sub>	Forward foltage	$V_{V5}$ - $B_{ST}$ , $T_A = 25^{\circ}$ C, $I_F = 10 \text{ mA}$		0.1	0.2	V
I <sub>BST</sub>	BST leakage current	T <sub>A</sub> = 25°C, V <sub>BST</sub> = 14 V, V <sub>SW</sub> = 7 V		0.01	1.5	μA
	ON-RESISTANCE				l.	
R <sub>DS(on)H</sub>	High-side on-resistance	$T_A = 25$ °C, $V_{V5} = 5$ V			15	mΩ
R <sub>DS(on)L</sub>	Low-side on-resistance	T <sub>A</sub> = 25°C, V <sub>V5</sub> = 5 V			7.5	mΩ
LOGIC TH	RESHOLD	, · · · · · · · · · · · · · · · · · · ·				
V <sub>MODE(TH)</sub>	MODE threshold voltage	MODE = FLOAT		2.5		V
V <sub>LL</sub>	EN low-level voltage				0.35	V
V <sub>LH</sub>	EN high-level voltage		0.9			V
V <sub>L(HYST)</sub>	EN hysteresis voltage			0.25		V
V <sub>L(LK)</sub>	EN input leakage current		-1	0	1	μA
V <sub>LL</sub>	LP# low-level voltage				0.35	V
$V_{LH}$	LP# high-level voltage		0.85			V
V <sub>L(HYST)</sub>	LP# hysteresis voltage			0.4		V
V <sub>L(LK)</sub>	LP# input leakage current		-1	0	1	μA
SOFT-STA	.RT	•				
I <sub>SS</sub>	Soft-Start current	Soft-start current source		10		μΑ
	OMPARATOR	,				
V <sub>PGTH</sub>	PGOOD threshold	PGOOD in from lower (startup)		92%		
I <sub>PG</sub>	PGOOD sink current	V <sub>PGOOD</sub> = 0.5V		6		mA
t <sub>PG(CMPSS)</sub>	PGOOD start-up delay	PGOOD comparator startup delay		1.5		ms
I <sub>PG(LK)</sub>	PGOOD leakage current		-1	0	1	μA

<sup>(1)</sup> Ensured by design.



# **ELECTRICAL CHARACTERISTICS (continued)**


over operating free-air temperature range,  $V_{IN}$  = 12 V,  $V_{V5}$  = 5 V, MODE = GND,  $V_{EN}$  = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
OVERCUR	RRENT LIMIT LEVEL					
		V <sub>TRIP</sub> = 0 V, valley current set point, T <sub>A</sub> = 25°C	7	8	9	Α
I <sub>OCL</sub>	Current limit threshold	V <sub>TRIP</sub> = 5 V, valley current set point, T <sub>A</sub> = 25°C	10.5	12.0	13.5	
		V <sub>TRIP</sub> = FLOAT, valley current set point, T <sub>A</sub> = 25°C	14	16	18	
V <sub>ZC</sub> <sup>(2)</sup>	Zero cross detection offset			0		mV
PROTECT	IONS					
V <sub>POR</sub>	V5 POR threshold voltage (2)	Reset OVP fault		1.7		V
V <sub>PORHYS</sub>	V5 POR threshold voltage hysteresis (2)	Reset OVP fault hysteresis		85		mV
	V5 UVLO threshold voltage	Wake-up	4.3	4.4	4.6	V
$V_{UVLO}$		Shutdown	3.8	4	4.2	
V <sub>OVP</sub>	OVP threshold voltage	OVP detect voltage	118%	120%	123%	
t <sub>OVPDLY</sub>	OVP propagation delay	With 100 mV overdrive		430		ns
V <sub>OOB</sub>	OOB threshold voltage		105.5%		109.5%	
V <sub>UVP</sub>	UVP threshold voltage	UVP detect voltage	63%	66%	69%	
t <sub>UVPDLY</sub>	UVP delay			1		ms
THERMAL	. SHUTDOWN		•		<u>.</u>	
_	The area of a boundary on the cook and (2)	Shutdown temperature		140		°C
T <sub>SDN</sub>	Thermal shutdown threshold <sup>(2)</sup>	Hysteresis		10		

<sup>(2)</sup> Ensured by design.



# **DEVICE INFORMATION**






# **PIN FUNCTIONS**

NAME	NO.	I/O/P <sup>(1)</sup>	DESCRIPTION			
BST	5	I	Power supply for internal high side MOSFET. Connect a 0.1-µF bootstrap capacitor between this pin and SW pin.			
EN	28	I	Enable signal, 1.05-V logic compatible.			
GND	19	_	General device ground.			
GSNS	23	0	GND sense input. Connect GSNS to general/system ground or GND sensing point at the output return.			
LP#	2	I	Low power signal (active low) to indicate the converter entering ULQ™ mode. 1.05-V logic compatible.			
MODE	3	I	Frequency (400 kHz and 800 kHz) programmable input (see Table 2).			
NC	4	_	connected.			
NU	27	_	Not used for external applications.			
	10					
	11					
PGND	12	_	Power ground. Connect to the system ground.			
	13					
	14					
PGOOD	1	0	PGOOD output. Connect a pull-up resistor with a value of 100 k $\Omega$ to this pin.			
Power PAD	29	_	Connect to system ground by multiple vias.			
REFIN	25	I	Target output voltage input pin. 0.6 V to 2 V, 1.05 V/1.2 V built-in (GND and Open) (see Table 1).			
REFIN2	24	I	Tie to GND or FLOAT. This input is used to determine the fixed voltage setpoint (see Table 1).			
SLEW	21	0	Connect a capacitor between this pin and GND for soft start and integrator functions.			
	6					
0)4/	7		Outliebing and applied Open at a description of			
SW	8	0	Switching node output. Connect external inductor.			
	9					
TRIP	20	I	OCL programmable input (see Table 3).			
V5	18	I	5-V power supply for analog circuits and gate driver.			
	15	I				
VIN	16	I	Power supply input pin. Apply 3-V to 22-V of supply voltage.			
	17 I					
VREF	26	0	2-V reference output. Connect a 0.1-μF ceramic capacitor between this pin and the GNDS pin.			
VSNS	22	I	Output voltage sense input.			
Power PAD	)	1	Connect to system ground by multiple vias.			

<sup>(1)</sup> I = Input, O = Output, P = Power, G = Ground




# **FUNCTIONAL BLOCK DIAGRAM**





## TYPICAL CHARACTERISTICS



 $V_{OUT} = 1.35V$ 

12

V<sub>IN</sub> = 20V

0.01

0.1

Output Current (A)

Figure 5.

0.001

 $V_{OUT} = 1.35V$ 

12

V<sub>IN</sub> = 20V

0.01

0.1


Output Current (A)


Figure 6.


50 L 0.001





# TYPICAL CHARACTERISTICS (continued) FREQUENCY






































# TYPICAL CHARACTERISTICS (continued) GAIN and PHASE OUTPUT VOLTAGE RIPPLE




Figure 19.




Figure 20.

OUTPUT VOLTAGE RIPPLE

# OUTPUT VOLTAGE RIPPLE vs OUTPUT CURRENT (I<sub>OUT</sub> = 1A)




Figure 21.




Figure 22.




Figure 23.




Figure 24.



# **TYPICAL CHARACTERISTICS (continued)**






Figure 25.



Figure 26.







#### **APPLICATION INFORMATION**

#### **Functional Overview**

The TPS51367 is a 12-A, integrated FET synchronous step-down converter with differential voltage feedback support.

It uses adaptive on-time D-CAP2 for compensation-less stable loop operation in POSCAP, POSCAP/MLCCs and all MLCCs output capacitor configurations.

TPS51367 automatically operates in discontinuous mode to optimize light-load efficiency. A 400-kHz and an 800-kHz switching frequency enables optimization of the power train for cost, size and efficiency performance of the design. The key feature of the TPS51367 is its ULQ<sup>™</sup> mode to enable low-bias current (100 µA in low power mode, enabled by LP#). This feature is extremely beneficial for long battery life in system standby mode.

## VREF, REFIN, REFIN2 and Output Voltage

**FLOAT** 

Resistor dividers

This device provides a 2.0-V, accurate voltage reference from the VREF pin. This output has a 300- $\mu$ A sourcing current capability to drive voltage setpoint reference through a voltage divider circuit as shown in Figure 29. To ensure higher overall system voltage accuracy, the sum of the total resistance from VREF to GND should be designed to be more than 67 k $\Omega$ . A MLCC capacitor with a value of 0.1uF or larger should be attached close to the VREF pin. The voltage setpoint range supported by this device is between 0.6 V and 2.0 V.

This device also supports resistor-less fixed voltage operation by the use of both REFIN and REFIN2 pins. Table 1 lists all the possible fixed voltage configurations by the REFIN and REFIN2 pin. The TPS51367 detects the state of both REFIN and REFIN2 during the initial startup and decides the output voltage setpoint for the operation.

VOLTA	GE (V)	V OUTDUT
REFIN PIN (V <sub>REFIN</sub> )	REFIN2 PIN (V <sub>REFIN2</sub> )	V <sub>OUT</sub> OUTPUT VOLTAGE (V)
GND	GND	1.05
FLOAT	GND	1.2
GND	FLOAT	1.5

1.35

Adjustable from 0.6 to 2.0

**FLOAT** 

Either GND or

**FLOAT** 

Table 1. REFIN and REFIN2 Pin Settings




Figure 29. Setting the Output Voltage



## **PWM Operation**

TPS51367 employs DCAP2 mode operation. It uses an internal phase compensation network (R<sub>C1</sub>, R<sub>C2</sub>, C<sub>C1</sub>, C<sub>C2</sub> and gain) to work with very low ESR output capacitors such as multi-layer ceramic capacitor (MLCC). The role of such network is to sense and scale the current ripple component of the output inductor current information and then use it in conjunction with the voltage feedback signal to achieve loop stability of the converter.

The transconductance ( $g_M$ ) amplifier and SLEW capacitor (C1) forms an integrator. The output ripple voltage generated is inversed and averaged by this integrator. The AC information is superimposed onto otherwise DC information and forms a reference voltage at the input of the PWM comparator. As long as the integrator time constant is much larger than the inverse of the loop crossover frequency, the AC component is negligible.

$$\frac{gM}{(2\pi \times C1)} \leq \frac{f_0}{10}$$

where

- g<sub>M</sub> is 60 μS
- f<sub>0</sub> is 1/3 or 1/4 of the switching frequency (f<sub>SW</sub>)

(1)

The voltage difference  $(V_{SLEW} - V_{VSNS})$  is then compared to the Gx(CSP-CSN) (see Figure 31) voltage at the PWM comparator inputs. The PWM comparator creates a SET signal to turn on the high-side MOSFET during each cycle when the current level falls below the loop demand (see Figure 30).




Figure 30. On-Time Waveforms (1)

(1) ON time is initiated by (VOUT-SLEW) and (CSP-CSN) crossover



The device operates at one distinct switching frequencies, 800 kHz. The switching frequency is configured by MODE pin for this converter operation (see Table 2). For stable operation of the buck converter, it is generally recommended to have a unity gain crossover ( $f_0$ ) of 1/4 or 1/3 or the switching frequency. (see Table 2).

**Table 2. Mode and Recommended Frequency Settings** 

	F	FREQUENCY (kHz)			
MODE	CROSSOVER (f <sub>0</sub> )		CWITCHING (6 )		
	MIN	MAX	SWITCHING (f <sub>SW</sub> )		
GND	100	133	400		
FLOAT	200	267	800		

Given the range of the recommended unity gain frequency, the power stage design is flexible, as long as the following equation is satisfied.

$$f_{LC} = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}} \le \frac{1}{10} \times f_0$$
(2)

Operating in D-CAP2 mode, the overall loop response is dominated by the internal phase compensation network. The compensation network is designed to have two identical zeros at 8 kHz (800-kHz operation) in the frequency domain, which serves the purpose of splitting the LC double pole into one low frequency pole (same as the L-C double pole) and one high-frequency pole (greater than the unity gain crossover frequency).




Figure 31. Simplified Architecture Illustrating DCAP2 Mode

# **Light-Load Operation**

The mandatory light load operation for TPS51367 is referred to as auto skip. In auto-skip mode, the control logic automatically reduces its switching frequency to improve light load efficiency. To achieve this intelligence, a zero crossing detection comparator is used to prevent negative inductor current by turning off the low side FET when the SW crossing zero is detected. The equation below shows the boundary load condition of this skip mode and continuous conduction operation.

$$I_{LOAD(LL)} = \frac{\left(V_{IN} - V_{OUT}\right)}{2 \times L_X} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{SW}}$$
(3)



## **Power Sequences: Soft-Start and Power Good**

Prior to asserting EN high, the power stage conversion voltage and V5IN voltage should be up and running. When EN is asserted high, TPS51367 provides soft start operation to suppress in-rush current during startup. The soft start action is achieved by an internal SLEW current of 10  $\mu$ A (typ) sourcing into a small external MLCC capacitor connected from SLEW pin to GND.

Use Equation 4 to determine the soft-start timing.

$$t_{SS} = C_{SLEW} \times \frac{V_{OUT}}{I_{SLEW}}$$

#### where

- C<sub>SLEW</sub> is the soft-start capacitance
- V<sub>OUT</sub> is the output voltage
- I<sub>SLEW</sub> is the internal, 10-μA current source

(4)

The TPS51367 includes a PGOOD open drain output. During the startup, once the output voltage is slewing up within –8% of the final setpoint target, the PGOOD becomes asserted after 1.5 ms of delay from the end of the soft-start period. During the operation, if the output voltage rises beyond 120% (typ) of the setpoint, the PGOOD pin becomes immediately de-asserted without hysteresis. Re-asserting the PGOOD pin requires either resetting either the V5IN pin or the EN pin. If the output voltage falls below 68% (typ) of the setpoint, the PGOOD pin becomes immediately de-asserted without hysteresis. Re-asserting the PGOOD pin requires resetting either the V5IN pin or the EN pin.

#### **Fault Protection**

#### **Overcurrent Limit**

TPS51367 integrates both high side and low side FETs to support a maximum DC current of 12-A operation. The current sensing method employed for over current limit is to monitor the SW node during the "ON" state of the low side FET for each switching cycle. TRIP pin is used to program one of the two current limits for TPS51367 operation (see Table 3). When the overcurrent limit is detected, the converter does not allow the next "ON" cycle for the high side FET until the overcurrent limit is no longer reached. This ensures the safe operation of the converter. And when the overcurrent limit condition persists, the current to the load exceeds the current to the output capacitors, the output voltage tends to fall. When the output voltage falls below the undervoltage protection threshold, the converter latch shut down.

Table 3. TRIP Pin Settings

TRIP	TYPICAL OCL LIMIT I <sub>OCL</sub> (A)
GND	8
5V	12
FLOAT	16

#### **Negative Overcurrent Limit**

TPS51367 is also protected by the negative over current limit. Both positive and negative current limit is programmed by the TRIP pin. Negative current limit level is the same as that of positive current limit level (see Table 3). During the normal converter operation, negative current is not allowed due to the mandatory light load operation for this device (Auto Skip). It is during the OOB or OVP operation, negative overcurrent might be engaged.



## **Out-of-Bounds Operation (OOB)**

When the output voltage rises to 8% above the target value, the out-of-bound operation starts. During the OOB operation, the controller operates in forced PWM-only mode by turning on low side FET. Turning on the low side FET beyond the zero inductor current can quickly discharge the output capacitor thus causing  $V_{\text{OUT}}$  to fall quickly towards setpoint. During the operation, the cycle by cycle negative current limit is also activated to ensure the safe operation of the internal FETs.

#### Overvoltage Profection (OVP) and Undervoltage Protection (UVP)

When the output voltage rises to a level 20% (typ) higher than the setpoint voltage, an overvoltage condition is present. When a 0-V event is detected, the converter turns off the high side FET and turns on the low side FET. The operation continues until the cycle by cycle negative current limit is reached and low side FET is turned off and high side FET is turned on, for a minimum on-time. After the minimum on-time expires, the high side FET is driven off and low side FET is driven on again until negative current limit is reached or  $V_{OUT}$  is discharged to 0 V. When the  $V_{OUT}$  is discharged to 0 V, both high-side and low-side FETs are latched off. An OVP fault requires the V5IN voltage to fall below POR threshold or EN reset to clear.

#### **Undervoltage Protection (UVP)**

The undervoltage protection (UVP) is set when the V<sub>OUT</sub> voltage falls below 68% (typ) of the setpoint voltage for 1msec or longer. In this fault condition, the converter turns off both high-side and low-side FETs. The UVP function is enabled after 1.4 ms of soft start completion. An UVP fault requires 5-V UVLO or EN reset.

## V5IN Undervoltage Lockout (UVLO) Protection

TPS51367 has a 5-V supply undervoltage lockout protection (UVLO) threshold. When the V5IN voltage is lower than UVLO threshold voltage, Vout is shut off. This is a non-latch protection.

#### Power-On-Reset (POR)

To prevent single rail supply voltage brown-out due to output OV condition, when the output voltage is shut down due to OVP fault, Power-on-Reset (POR) on V5IN is implemented. To reset OVP fault, V5IN voltage must fall below POR threshold voltage of 1.7 V (typ) or EN reset to clear.

## **Thermal Shutdown**

TPS51367 includes an internal temperature monitor. If the die temperature exceeds the threshold (published in the EC table of this datasheet), the converter will be shutdown. This is a non-latch protection and the operation is restarted with soft-start sequence when the device temperature is reduced by the hysteresis.



#### **DESIGN PROCEDURE**

#### Introduction

The simplified design procedure is done for a VCCIO rail for Intel platform application using TPS51367.

#### Step One: Determine the system specifications.

The VCCIO rail requirements provide the following key parameters:

- V<sub>OUT</sub> = 1.05 V
- I<sub>CC(max)</sub> = 6 A
- I<sub>DYN(max)</sub> = 4 A

### Step Two: Determine the power supply design specifications.

The input voltage range and operating frequency are of primary interest. For this example:

- $7.4 \text{ V} \le \text{V}_{IN} \le 19.5 \text{ V}$
- f<sub>SW</sub> = 800 kHz

# Step Three: Set the output voltage.

TPS51367 supports resistor-less fixed voltage operation by the use of both REFIN and REFIN2 pins (see Table 1). Grounding both REFIN and REFIN2 pins provides a 1.05-V fixed output setpoint.

#### Step Four: Determine inductance value and choose inductor.

Smaller values of inductor have better transient performance and smaller physical size but higher ripple and lower efficiency. Higher values have the opposite characteristics. It is common practice to limit the ripple current to 25% to 50% of the maximum current. For this example, use 30% as a starting point.  $I_{L(P-P)}=6$  A × 0.30 = 1.8 A. For a switching frequency of 800 kHz, maximum 19.5-V input and 1.05-V output.

$$L = \frac{V \times dT}{I_{P-P}} = \frac{\left(V_{IN} - V_{OUT}\right) \times \left(\frac{V_{OUT}}{f_{SW} \times V_{IN}}\right)}{I_{P-P}} = \frac{\left(19.5 \, V - 1.05 \, V\right) \times \left(\frac{1.05 \, V}{800 \, kHz \times 19.5 \, V}\right)}{1.8 \, A} = 0.68 \, \mu H \tag{5}$$

For this application, a  $0.68-\mu H$ ,  $6.8~mm \times 7.3~mm \times 3.0~mm$  inductor with typical DCR of  $4.8~m\Omega$  and heating current of 16~A is chosen. The Cyntec part number of the inductor is PIMB063T.

#### Step Five: Calculate SLEW capacitance.

The SLEW pin is used to program the soft-start time. During soft-start operation, the current source used to program the SLEW rate is 10  $\mu$ A (typ). In this design example, the soft-start timing should be target to be in the range of 500  $\mu$ s to 2 ms. The proper slew rate design minimizes large inductor current perturbation during the startup, thus reducing the possibility of acoustic noise in the system.

$$C_{SLEW} = I_{SLEW} \times \frac{dt}{\Delta V_{OUT}} = 10 \,\text{nF}$$
 (6)

- I<sub>SLEW</sub> = 10 μA,
- dt = t<sub>SS</sub> = 1 ms
- $\Delta V_{OUT} = 1.05 \text{ V}$

# Step Six: Select the proper OCL.

There are two options for the over current limit (see Table 3). For this application example, because  $I_{CC(max)} = 6$  A, the proper OCL level should be set at least 30% over the  $I_{CC(max)}$  level, which makes the 8-A OCL appropriate for this design. Grounding the TRIP pin achieves this effect.

#### Step Seven: Determine the output capacitance.

The amount of the output capacitance needed for this design is both a function of loop stability and of transient requirement.



## Stability Considerations

The switching frequency of the design example is 800 kHz (which is set by the MODE pin, see Table 3). For D-CAP2 mode operation, it is generally recommended to have a unity gain crossover (f0) of less than 1/4 or 1/3 of the switching frequency, which is approximately between 200 kHz and 266 kHz. In this design example, use 1/4.

$$f_0 = \frac{f_{SW}}{4} = 200 \text{kHz}$$
 (7)

Given the range of the recommended unity gain crossover frequency, the power stage design is flexible, as long as the L-C double pole frequency is less than 10% of  $f_0$ .

When the above criteria is met, the internal compensation network provides sufficient phase boost at the unity gain crossover frequency such that the converter is stable with sufficient phase margin (greater than 60 deg.).

When the ESR frequency of the output bulk capacitor is in the vicinity of the unity gain crossover frequency of the loop, additional phase boost can be achieved. This applies to higher ESR output bulk capacitor, POSCAP and SPCAP.

When the ESR frequency of the output capacitor is beyond the unity gain crossover frequency of the control loop, no additional phase boost is achieved. This applies to low or ultra low ESR output capacitor, such as MLCCs.

For this application example, consider only all MLCCs for output capacitors. Based on Equation 3 and Equation 7, the minimum capacitance for stable operation is calculated to be 110  $\mu$ F.

#### Transient considerations

- $I_{DYN(max)} = 4 A$
- di/dt = 2.5 A/µs
- V<sub>OUT</sub> deviation = ±3% for the given transient

Use Equation 8 and Equation 9 to estimate the amount of capacitance needed for a given dynamic load/release.

$$C_{OUT(min\_under)} = \frac{L \times \left(\Delta I_{LOAD(max)}\right)^{2} \times \left(\frac{V_{OUT} \times t_{SW}}{V_{IN(min)}} + t_{MIN(off)}\right)}{2 \times \Delta V_{LOAD(insert)} \times \left(\left(\frac{V_{IN(min)} - V_{OUT}}{V_{IN(min)}}\right) \times t_{SW} - t_{MIN(off)}\right) \times V_{OUT}}$$

$$C_{OUT(min\_over)} = \frac{L_{OUT} \times \left(\Delta I_{LOAD(max)}\right)^{2}}{2 \times \Delta V_{LOAD(release)} \times V_{OUT}}$$
(9)

Based on these calculation, to meet the transient requirement, the minimum amount of capacitance in this design is 164 µF.

Considering both stability and transient, the minimum capacitance is 164  $\mu$ F. The design example uses 8, 22- $\mu$ F capacitors with minor consideration of the MLCC derating for both DC and AC effect.

## Step Eight: Select decoupling and peripheral components.

For the TPS51367, peripheral capacitors use the following minimum values of ceramic capacitance. X5R or better temperature coefficient is recommended. Tighter tolerance and higher voltage rating are always appropriate.

- V5IN decoupling ≥ 2.2 µF, ≥ 10 V
- VREF decoupling 0.1 µF to 1 µF, ≥ 4 V
- Bootstrap capacitor ≥ 0.1 µF, ≥ 10 V
- Pull-up resistors on PGOOD, 100 kΩ

#### Step Nine: Layout guidelines.

Figure 32 applies to the layer where device is situated. Additional reinforcement of VIN, PGND, and VOUT through vias are always recommended.






Figure 32. TPS51367 Design Layout

Input capacitors, output capacitors, and the output inductor are the power components and should be placed on one side of the PCB. Small signal components can be placed on the same side of the PCB with proper ground isolation or the opposite side with at least one inner ground plane in between, depending on the system/motherboard design requirement.

All sensitive analog traces and components such as VSNS, GSNS, SLEW, VREF, REFIN and REFIN2 should be placed away from the high voltage switching node, such as SW and BST to avoid switching noise coupling. Use internal layer(s) as ground plane(s) and shield feedback traces from power traces.

VSNS can be connected directly to the output voltage sense point at the load device or the bulk capacitor at the converter side. Connect GSNS to ground return at the general ground plane/layer. VSNS and GSNS can be used for the purpose of remote sensing across the load device, however, ensure to minimize the routing trace length to prevent excess noise injection into the sense lines.

In order to effectively remove heat from the package, prepare the thermal land and solder to the package thermal pad. Wide trace of the component-side copper, connected to this thermal land, helps to dissipate the heat. Numerous vias (at least 6) with a 0.3-mm diameter connected from the thermal land to the internal/solder side ground plane(s) should be used to help dissipation.



#### REFERENCE DESIGNS

This section describes three typical application circuits using the TPS51367.

# Design 1

This design is a VCCIO application with an output voltage of 1.05 V, maximum processor current ( $I_{CC(max)}$ ) of 6 A, an OCL of 8 A and a switching frequency of 800 kHz.




Figure 33. Design 1: Application Schematic

Table 4. Design 1: List of Materials

REFERENCE DESIGNATOR	QTY	SPECIFICATION	MANUFACTURER	PART NUMBER
C <sub>IN</sub>	2	10 μF, 25 V	Taiyo Yuden	TMK325BJ106MM
C <sub>OUT</sub>	8	22 μF, 6.3 V	Murata	GRM21BB30J226ME38
L <sub>OUT</sub>	1	$0.68~\mu H,~4.8~m\Omega$	Cyntec	PIMB063T-R68MS-63



# Design 2:

This design is a DDR3L, VDDQ, application with an output voltage of 1.35 V, maximum processor current  $(I_{CC(max)})$  of 8 A, an OCL of 12 A, and a switching frequency of 400 kHz.




Figure 34. Design 2: Application Schematic

Table 5. Design 2: List of Materials

REFERENCE DESIGNATOR	QTY	SPECIFICATION	MANUFACTURER	PART NUMBER
C <sub>IN</sub>	4	10 μF, 25 V	Taiyo Yuden	TMK325BJ106MM
C <sub>OUT</sub>	1	270 μF, 2 V	Panasonic	2TPSF270M6E
L <sub>OUT</sub>	1	1 μH, 6.7 mΩ	Cyntec	PCME063T-1R0MS-63



# Design 3:

This design is a DDR3, VDDQ, application with an output voltage of 1.5 V, maximum processor current ( $I_{CC(max)}$ ) of 12 A, an OCL of 16 A, and a switching frequency of 400 kHz.




Figure 35. Design 3: Application Schematic

Table 6. Design 3: List of Materials

REFERENCE DESIGNATOR	QTY	SPECIFICATION	MANUFACTURER	PART NUMBER		
C <sub>IN</sub>	6	10 μF, 25 V	Taiyo Yuden	TMK325BJ106MM		
C <sub>OUT</sub>	1	270 μF, 2 V	Panasonic	2TPSF270M6E		
L <sub>OUT</sub>	1	1 μH, 6.7 mΩ	Cyntec	PCME063T-1R0MS-63		



# **REVISION HISTORY**

NOTE: Page numbers of current version may differ from previous versions.

Cł	nanges from Original (February 2013) to Revision A	Page
•	Added MIN and MAX values to I <sub>OCL</sub> spec in Elec Char table	6
•	Changed the Functional Block Diagram $V_{REFIN}$ signal line identifier on the UV-detect device from " $V_{REFIN-32\%}$ " to " $V_{REFIN-34\%}$ ". Changed signal line identifier on the high-side comparator from " $V_{REFIN}$ + 8/20%" to " $V_{REFIN}$ + 20%". Changed the high-side device symbol from hysteresis to a comparator. Changed signal line identifier on the low-side device from " $V_{REFIN}$ - 8/32%" to " $V_{REFIN}$ - 8/34%.	9
•	Changed Figure 22 graph X-axis label from "OUTPUT CURRENT (I <sub>OUT</sub> = 10A)" to "OUTPUT CURRENT (I <sub>OUT</sub> = 12A)" in Typical Characteristics section.	13
•	Added Land pads for a 0.1-µF capacitor between VIN and PGND of the TPS51367 Design Layout figure	22
•	Added a 0.1-µF capacitor symbol between VIN and PGND of the Design 1: Application Schematic	23
•	Changed L <sub>OUT</sub> inductor part number from PIMB063T to PIMB063T-R68MS-63 in Design 1: List of Materials table	23
•	Changed text from "LPDDR3" to "DDR3L" in Design 2 description section.	24
•	Added 0.1 µF capacitor symbol between VIN and PGND in Design 2: Application Schematic figure	24
•	Changed $L_{OUT}$ inductor spec from 1 $\mu$ H, 6.5 $m\Omega$ to 6.7 $m\Omega$ , and part number from PCME063T to PIMB063T-1R0MS-63 in Design 2: List of Materials table.	24
•	Changed QTY of $C_{IN}$ from 4 to 6; changed $L_{OUT}$ inductor spec from 1 $\mu$ H, 6.5 m $\Omega$ to 6.7 m $\Omega$ , and part number from PCME063T to PIMB063T-1R0MS-63 in Design 3: List of Materials table.	

www.ti.com 7-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS51367RVER	Active	Production	VQFN-CLIP (RVE)   28	3000   LARGE T&R	ROHS Exempt	NIPDAU   SN	Level-2-260C-1 YEAR	-10 to 85	TPS51367
TPS51367RVER.B	Active	Production	VQFN-CLIP (RVE)   28	3000   LARGE T&R	-	Call TI	Call TI	-10 to 85	
TPS51367RVET	Active	Production	VQFN-CLIP (RVE)   28	250   SMALL T&R	ROHS Exempt	NIPDAU   SN	Level-2-260C-1 YEAR	-10 to 85	TPS51367
TPS51367RVET.B	Active	Production	VQFN-CLIP (RVE)   28	250   SMALL T&R	-	Call TI	Call TI	-10 to 85	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

www.ti.com 17-Oct-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51367RVER	VQFN- CLIP	RVE	28	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS51367RVET	VQFN- CLIP	RVE	28	250	180.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1

www.ti.com 17-Oct-2025




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51367RVER	VQFN-CLIP	RVE	28	3000	346.0	346.0	33.0
TPS51367RVET	VQFN-CLIP	RVE	28	250	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# RVE (R-PVQFN-N28)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4211776/E 04/15

NOTE: All linear dimensions are in millimeters



# RVE (R-PWQFN-N28)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.

  Electroformed stencils offer adequate release at thicker values/lower Area Ratios. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月