

## 具有

# 5V 和 3.3V 低压降稳压器 (LDO) 的超低静态 (ULQ™) 双通道同步降压控制器

查询样品: TPS51285A, TPS51285B

#### 特性

- 输入电压范围: 5V 至 24V
- 输出电压: 5V 和 3.3V (可调范围 ±10%)
- 内置, 100mA, 5V 和 3.3V LDO
- 用于电荷泵的时钟输出
- ±1% 基准精度
- 自适应接通时间 D-CAP™ 模式控制架构,此架构 的频率为 400kHz (通道 1)和 475kHz (通道 2)
- 自动跳跃和 ULQ™ 模式,这些模式用于在系统待机模式中实现较长的电池使用寿命
- 内部 0.8ms 电压伺服器软启动
- 低侧 R<sub>DS (导通)</sub> 电流感应机制
- 内置输出放电功能
- 用于开关的独立使能输入
- 专用 OC 设置端子
- 电源正常指示器
- 过压 (OVP), 欠压 (UVP) 和过流 (OCP) 保护
- 非锁存欠压闭锁 (UVLO) 和过热 (OTP) 保护
- 20 引脚,3mm x 3mm,四方扁平无引线 (QFN)(RUK) 封装

#### 应用范围

- 笔记本电脑
- 平板电脑

#### 说明

TPS51285A 和 TPS51285B 是具有 5V 和 3.3V LDO 的成本有效双通道同步降压控制器,此控制器针对笔记本电脑系统电源解决方案。 此器件通过使用自动跳跃和 ULQTM 模式来实现低功耗,这有利于延长系统待机模式下的电池使用寿命。 提供了 256kHz VCLK 输出以驱动一个外部电荷泵,从而在主转换器中以最低功耗为负载开关生成栅极驱动电压。 此器件采用自适应接通时间 D-CAPTM 模式控制,从而在无需外部补偿网络的情况下实现快速负载瞬态响应。 TPS51285A/B 运行电源输入电压范围介于 5V 至 24V 之间并且支持 5V和 3.3V 的输出电压。TPS51285A 和 TPS51285B 采用 20 引脚,3mm x 3mm,QFN 封装,额定运行温度-40°C 至 85°C。

#### 订购信息(1)

可订购的 器件号	常开模式 - LDO	输出电源	数量	
TPS51285ARUKR	VREG3	卷带封装	3000	
TPS51285ARUKT	VREG3	小型卷带	250	
TPS51285BRUKR	VREG3 和 VREG5	卷带封装	3000	
TPS51285BRUKT	VREG3 ↑	小型卷带	250	

(1) 要获得最新的封装和订购信息,请见本文档末尾的封装选项附录,或者访问德州仪器 (TI) 的网站www.ti.com。

W

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **TYPICAL APPLICATION DIAGRAMS**




Figure 1. TYPICAL APPLICATION DIAGRAM (With Charge Pump)






Figure 2. TYPICAL APPLICATION DIAGRAM (Without Charge Pump)



## TEXAS INSTRUMENTS

## ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALU	VALUE	
		MIN	MAX	UNIT
	VBST1, VBST2	-0.3	32	
	VBST1, VBST2 <sup>(3)</sup>	-0.3	6	
	SW1, SW2	-6	26	
Input voltage <sup>(2)</sup>	VIN	-0.3	26	V
	EN1, EN2	-0.3	6	
	VFB1, VFB2	-0.3	3.6	
	VO1	-0.3	6	
	DRVH1, DRVH2	-6.0	32	
	DRVH1, DRVH2 <sup>(3)</sup>	-0.3	6	
	DRVH1, DRVH2 <sup>(3)</sup> (duty cycle < 1%)	-2.5	6	
Output voltage <sup>(2)</sup>	DRVL1, DRVL2	-0.3	6	V
	DRVL1, DRVL2 (duty cycle < 1%)	-2.5	6	
	PGOOD, VCLK, VREG5	-0.3	6	
	VREG3, CS1, CS2	-0.3	3.6	
Electrostatic discharge	Human Boby Model (HBM)		2	kV
(ESD) ratings (4)	Charged Device Model (CDM)		0.5	K V
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>ST</sub>		<b>–</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values are with respect to the network ground terminal unless otherwise noted
- 3) Voltage values are with respect to SW terminals.
- (4) ESD testing is performed according to the respective JESD22 JEDEC standard.

#### THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	TPS51285A TPS51285B	UNITS
		20-PIN RUK	
$\theta_{JA}$	Junction-to-ambient thermal resistance	46.2	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	53.6	
$\theta_{JB}$	Junction-to-board thermal resistance	19.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.6	*C/VV
ΨЈВ	Junction-to-board characterization parameter	19.2	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	3.6	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP MAX	UNIT
Supply voltage	VIN	5	24	
	VBST1, VBST2	-0.1	30	
	VBST1, VBST2 <sup>(2)</sup>	-0.1	5.5	
In most contract (1)	SW1, SW2	-5.5	24	V
Input voltage (1)	EN1, EN2	-0.1	5.5	
	VFB1, VFB2	-0.1	3.5	
	VO1	-0.1	5.5	
	DRVH1, DRVH2	-5.5	30	
	DRVH1, DRVH2 <sup>(2)</sup>	-0.1	5.5	
Output voltage <sup>(1)</sup>	DRVL1, DRVL2	-0.1	5.5	V
	PGOOD, VCLK, VREG5	-0.1	5.5	
	VREG3, CS1, CS2	-0.1	3.5	
Operating free-air	temperature, T <sub>A</sub>	-40	85	°C

<sup>(1)</sup> All voltage values are with respect to the network ground terminal unless otherwise noted.(2) Voltage values are with respect to the SW terminal.



### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range,  $V_{VIN}$  = 12 V,  $V_{VO1}$  = 5 V,  $V_{VFB1}$  =  $V_{VFB2}$  = 2 V,  $V_{EN1}$  =  $V_{EN2}$  = 3.3 V, VCLK: 200  $\Omega$  to GND

(unless otherwise noted)

	PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT		
SUPPLY CI							2		
I <sub>VIN1</sub>	VIN supply current-1		$T_A = 25^{\circ}C$ , No load, $V_{VO1} = 0 \text{ V}$ , $V_{VEB1} = V_{VEB2} = 2.06\text{V}$		84		μA		
I <sub>VIN2</sub>			$T_A = 25^{\circ}C$ , No load, $V_{VFB1} = V_{VFB2} = 2.06 \text{ V}$		10		μA		
I <sub>VO1</sub>	VO1 supply current		$T_A = 25$ °C, No load, $V_{VFB1} = V_{VFB2} = 2.06 \text{ V}$		70		μA		
VO1	2 24/17 22 2	TPS51285A	$T_A = 25$ °C, No load, $V_{VO1} = 0$ V,		25				
I <sub>VIN(STBY)</sub>	VIN stand-by current	TPS51285B	$V_{EN1} = V_{EN2} = 0 \text{ V}$		28		μA		
INTERNAL	REFERENCE								
$V_{FBx}$	VFB regulation voltage		T <sub>A</sub> = 25°C	1.99	2	2.01	V		
v FBx	VI B regulation voltage			1.98	2	2.02	V		
I <sub>FBx</sub>	VFB Leakage Current		T <sub>A</sub> = 25°C			0.1	μΑ		
VREG5 OU	TPUT								
			$T_A = 25$ °C, No load, $V_{VO1} = 0 \text{ V}$	4.9	5	5.1			
V	VREG5 output voltage		$V_{VIN} > 7 \text{ V}$ , $V_{VO1}$ = 0 V, $I_{VREG5} < 100 \text{ mA}$	4.85	5	5.1	V		
$V_{VREG5}$	VREG5 output voltage		$V_{VIN} > 5.5 \text{ V}$ , $V_{VO1} = 0 \text{ V}$ , $I_{VREG5} < 35 \text{ mA}$	4.85	5	5.1	V		
			V <sub>VIN</sub> > 5 V, V <sub>VO1</sub> = 0 V, I <sub>VREG5</sub> < 20 mA	4.55	4.75	5.1			
I <sub>VREG5</sub>	VREG5 current limit		V <sub>VO1</sub> = 0 V, V <sub>VREG5</sub> = 4.5 V, V <sub>VIN</sub> = 7 V	100	140		mA		
R <sub>V5SW</sub>	5-V switch resistance		T <sub>A</sub> = 25°C, V <sub>VO1</sub> = 5 V, I <sub>VREG5</sub> = 50 mA		1.8		Ω		
VREG3 OU	TPUT			<u> </u>					
			$V_{VIN} > 7 \text{ V}$ , $V_{VO1} = 0 \text{ V}$ , $I_{VREG3} < 100 \text{ mA}$	3.217	3.3	3.383			
V <sub>VREG3</sub> VREG3 output voltage			$V_{VIN} > 5.5 \text{ V}$ , $V_{VO1} = 0 \text{ V}$ , $I_{VREG3} < 35 \text{ mA}$	3.234	3.3	3.366			
	VREG3 output voltage		$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}, \text{ V}_{\text{VIN}} > 5.5 \text{ V}, \text{ V}_{\text{VO1}} = 0 \text{ V}, \\ \text{I}_{\text{VREG3}} < 35 \text{ mA}$	3.267	3.3	3.333	V		
			$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}, \text{ V}_{\text{VIN}} > 5.5 \text{ V}, \text{ I}_{\text{VREG3}} < 35 \text{ mA}$	3.267	3.3	3.333			
			V <sub>VIN</sub> > 5 V , V <sub>VO1</sub> = 0 V, I <sub>VREG3</sub> < 35 mA	3.217	3.3	3.366			
I <sub>VREG3-1</sub>	VREG3 current limit-1		V <sub>VO1</sub> = 0 V, V <sub>VREG3</sub> = 3.15 V, V <sub>VIN</sub> = 7 V	100	200				
I <sub>VREG3-2</sub>	VREG3 current limit-2		V <sub>VREG3</sub> = 3.15 V, V <sub>VIN</sub> = 7 V	100	200		mA		
DUTY CYC	LE and FREQUENCY CONTROL								
f <sub>sw1</sub>	CH1 frequency <sup>(1)</sup>		T <sub>A</sub> = 25°C, V <sub>VIN</sub> = 20 V		400		kHz		
f <sub>SW2</sub>	CH2 frequency <sup>(1)</sup>		T <sub>A</sub> = 25°C, V <sub>VIN</sub> = 20 V		475		kHz		
t <sub>OFF(MIN)</sub>	Minimum off-time		T <sub>A</sub> = 25°C	200	300	400	ns		
MOSFET D	RIVERS			1					
	DD)///		Source, $I_{DRVH} = -50 \text{ mA}$ , $(V_{VBST} - V_{SW}) = 5 \text{ V}$		3				
R <sub>DRVH</sub>	H DRVH resistance		VH DRVH resistance		Sink, $I_{DRVH} = 50 \text{ mA}$ , $(V_{VBST} - V_{SW}) = 5 \text{ V}$		1.9		Ω
	DD14		Source, I <sub>DRVL</sub> = -50 mA, V <sub>VREG5</sub> = 5 V		3				
R <sub>DRVL</sub>	DRVL resistance		Sink, I <sub>DRVL</sub> = 50 mA, V <sub>VREG5</sub> = 5 V		0.9		Ω		
	B 14	DRVH-off to DRVL-on			12				
t <sub>D</sub>	Dead time		DRVL-off to DRVH-on 20			ns			
INTERNAL	BOOT STRAP SWITCH			1					
R <sub>VBST (ON)</sub>	Boost switch on-resistance		T <sub>A</sub> = 25°C, I <sub>VBST</sub> = 10 mA		13		Ω		
I <sub>VBSTLK</sub>	VBST leakage current		T <sub>A</sub> = 25°C			1	μA		
CLOCK OU	•		1				-		
	VCLK on-resistance (pull-up)		T <sub>A</sub> = 25°C, VCLK: Open		10				
R <sub>VCLK</sub>	VCLK on-resistance (pull-down)				Ω				
					256				

<sup>(1)</sup> Specified by design. Not production tested.

STRUMENTS



## **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range,  $V_{VIN}$  = 12 V,  $V_{VO1}$  = 5 V,  $V_{VFB1}$  =  $V_{VFB2}$  = 2 V,  $V_{EN1}$  =  $V_{EN2}$  = 3.3 V, VCLK: 200  $\Omega$  to GND


(unless otherwise noted)

	PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
OUTPUT DISCHARGE							
R <sub>DIS1</sub>	CH1 discharge resistance		$T_A = 25^{\circ}C$ , $V_{VO1} = 0.5 \text{ V}$ $V_{EN1} = V_{EN2} = 0 \text{ V}$		35		Ω
R <sub>DIS2</sub>	CH2 discharge resistance	TPS51285A TPS51285B	$T_A = 25^{\circ}C$ , $V_{SW2} = 0.5 \text{ V}$ , $V_{EN1} = V_{EN2} = 0 \text{ V}$	75 70			Ω
SOFT STAI	RT						
t <sub>SS</sub>	Soft-start time (From ENx Hi)		From ENx="Hi" and V <sub>VREG5</sub> > V <sub>UVLO5</sub> to V <sub>OUT</sub> = 95%		0.91		ms
t <sub>SSRAMP</sub>	Soft-start time (ramp-up)		V <sub>OUT</sub> = 0% to V <sub>OUT</sub> = 95%, V <sub>VREG5</sub> = 5 V		0.78		ms
POWER GO	OOD			*		*	
t <sub>PGDEL</sub>	PG start-up delay		From EN1 = "Hi", EN2 = "Hi", and V <sub>VREG5</sub> > V <sub>UVLO5</sub>		1.65		ms
$V_{PGTH}$	PG threshold		PGOOD in from lower (start-up)	87.5%	90%	92.5%	
I <sub>PGMAX</sub>	PG sink current		V <sub>PGOOD</sub> = 0.5 V		6.5		mA
I <sub>PGLK</sub>	PG leak current		V <sub>PGOOD</sub> = 5.5 V			1	μA
CURRENT	SENSING						
I <sub>CS</sub>	CS source current		T <sub>A</sub> = 25°C, V <sub>CS</sub> = 0.4 V	45	50	55	μA
TC <sub>CS</sub>	CS current temperature coefficien	nt <sup>(2)</sup>	On the basis of 25°C		4500		ppm/°C
V <sub>CS</sub>	CS Current limit setting range			0.2		2	V
W	AZCADJ Adaptive zero cross adjustable range		Positive	5	10		mV
VAZCADJ			Negative		-10	<b>-</b> 5	IIIV
LOGIC THE	RESHOLD						
V <sub>ENX(ON)</sub>	EN threshold high-level		SMPS on level			1.6	V
$V_{ENX(OFF)}$	EN threshold low-level		SMPS off level	0.3			V
I <sub>EN</sub>	EN input current		V <sub>ENx</sub> = 3.3 V			1	μΑ
OUTPUT O	VERVOLTAGE PROTECTION						
$V_{OVP}$	OVP trip threshold			112.5%	115%	117.5%	
t <sub>OVPDLY</sub>	OVP propagation delay		T <sub>A</sub> = 25°C		0.5		μs
	NDERVOLTAGE PROTECTION						
$V_{UVP}$	UVP trip Threshold			55%	60%	65%	
$V_{UVP\text{-ST}}$	UVP trip Threshold		Start Up	87.5%	90%	92.5%	
t <sub>UVPDLY</sub>	UVP prop delay				250		μs
t <sub>UVPENDLY</sub>	UVP enable delay		From ENx ="Hi", V <sub>VREG5</sub> = 5V		1.1		ms
UVLO							
V <sub>UVLOVIN</sub>	VIN UVLO Threshold		Wake up	4.2	4.58	4.95	V
* UVLOVIN	VIIN UVLU TITIESHOID		Shutdown	3.75	4.1	4.45	V
$V_{UVLO5}$	VREG5 UVLO Threshold		Wake up	4.08	4.38	4.55	V
▼UVLO5	VILOS O VEO TITIESTICIO		Shutdown	3.7	4	4.3	V
$V_{UVLO3}$	VREG3 UVLO Threshold		Wake up	3	3.15	3.26	V
* UVLO3	THE SHOW		Shutdown	2.75	3	3.21	V

<sup>(2)</sup> Specified by design. Not production tested.



### **DEVICE INFORMATION**




#### **PIN FUNCTIONS**

NAME	PIN NO.	I/O	DESCRIPTION
CS1	1	0	Sets the channel 1 OCL trip level.
CS2	5	0	Sets the channel 2OCL trip level.
DRVH1	16	0	High-side driver output
DRVH2	10	0	High-side driver output
DRVL1	15	0	Low-side driver output
DRVL2	11	0	Low-side driver output
EN1	20	- 1	Channel 1 enable.
EN2	6	I	Channel 2 enable.
PGOOD	7	0	Power good output flag. Open drain output. Pull up to external rail via a resistor
SW1	18	0	Switch-node connection.
SW2	8	0	Switch-node connection.
VBST1	17	I	Supply input for high-side MOSFET (bootstrap terminal). Connect capacitor from this pin to SW
VBST2	9	I	terminal.
VCLK	19	0	Clock output for charge pump.
VFB1	2	I	Voltage feedback Input
VFB2	4	I	Voltage reedback input
VIN	12	I	Power conversion voltage input. Apply the same voltage as drain voltage of high-side MOSFETs of channel 1 and channel 2.
VO1	14	I	Output voltage input, 5-V input for switch-over.
VREG3	3	0	3.3-V LDO output.
VREG5	13	0	5-V LDO output.
Thermal pad	(GND)		GND terminal, solder to the ground plane




#### **FUNCTIONAL BLOCK DIAGRAM**



## TEXAS INSTRUMENTS

#### SWITCHER CONTROLLER BLOCK DIAGRAM



#### **DETAILED DESCRIPTION**

#### **PWM Operations**

The main control loop of the switch mode power supply (SMPS) is designed as an adaptive on-time pulse width modulation (PWM) controller. It supports a proprietary D-CAP™ mode. D-CAP™ mode does not require external compensation circuits and is suitable for low external component count configuration when used with appropriate amount of ESR at the output capacitor(s).

At the beginning of each cycle, the synchronous high-side MOSFET is turned on, or enters the ON state. This MOSFET is turned off, or enters the 'OFF state, after the internal, one-shot timer expires. The MOSFET is turned on again when the feedback point voltage,  $V_{VFB}$ , decreased to match the internal 2-V reference. The inductor current information is also monitored and should be below the overcurrent threshold to initiate this new cycle. By repeating the operation in this manner, the controller regulates the output voltage. The synchronous low-side (rectifying) MOSFET is turned on at the beginning of each OFF state to maintain a minimum of conduction loss. The low-side MOSFET is turned off before the high-side MOSFET turns on at next switching cycle or when the detecting inductor current decreases to zero. This enables seamless transition to the reduced frequency operation during light-load conditions so that high efficiency is maintained over a broad range of load current.

#### **Adaptive On-Time/ PWM Frequency Control**

Because the device does not have a dedicated oscillator for control loop on board, switching cycle is controlled by the adaptive on-time circuit. The on-time is controlled to meet the target switching frequency by feed-forwarding the input and output voltage into the on-time one-shot timer. To achieve higher duty operation for lower input voltage application (2-cell battery), the target switching frequency is varied according to the input voltage. The switching frequency of CH1 (5-V output) is 400kHz during continuous conduction mode (CCM) operation when  $V_{IN} = 20 \text{ V}$ . The CH2 (3.3-V output) is 475 kHz during CCM when  $V_{IN} = 20 \text{ V}$ .

To improve load transient performance and load regulation in lower input voltage condition, device can extend the on-time. The maximum on-time extension of CH1 is 5 times. For CH2, it is 2 times. To maintain a reasonable inductor ripple current during on-time extension, the inductor ripple current should be set to less than half of the OCL (valley) threshold. The on-time extension function provides high duty cycle operation and shows better DC (static) performance. AC performance is determined mostly by the output LC filter and resistive factor in the loop.

#### **Light Load Condition in Auto-Skip Operation**

The device automatically reduces switching frequency during light-load conditions to maintain high efficiency. This reduction of frequency is achieved smoothly. A more detailed description of this operation is as follows. As the output current decreases from heavy-load condition, the inductor current is also reduced and eventually approaches valley zero current, which is the boundary between continuous conduction mode and discontinuous conduction mode. The rectifying MOSFET is turned off when this zero inductor current is detected. As the load current further decreases, the converter runs in discontinuous conduction mode and it takes longer and longer to discharge the output capacitor to the level that requires the next ON cycle. In reverse, when the output current increase from light load to heavy load, the switching frequency increases to the preset value as the inductor current reaches to the continuous conduction. The transition load point to the light load operation  $I_{OUT(LL)}$  (that is, the threshold between continuous and discontinuous conduction mode) can be calculated as shown in n Equation 1.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

where

Switching frequency versus output current during light-load conditions is a function of inductance (L), input voltage ( $V_{IN}$ ) and output voltage ( $V_{OUT}$ ), but it decreases almost proportional to the output current from the  $I_{OUT(LL)}$ .

## TEXAS INSTRUMENTS

#### **ULQ™** Mode

To achieve longer battery life in system stand-by mode of mobile devices, the device implements Ultra Low Quiescent (ULQ) mode. In the ULQ mode, the device consumes low quiescent current (see the ELECTRICAL CHARACTERISTICS table). Therefore, high efficiency can be obtained in the system stand-by mode. The TPS51285A/B enters the ULQ mode automatically (no control input signal is required) when both high-side and low-side MOSFET drivers are OFF state in discontinuous conduction operation. It exits from the ULQ mode when the PWM comparator detects VFB drops to the internal 2-V VREF and turns on the high-side MOSFET. In the ULQ mode, all protection functions are active.

#### D-CAP™ Mode

From small-signal loop analysis, a buck converter using D-CAP™ mode can be simplified as shown in Figure 3.




Figure 3. Simplifying the Modulator

The output voltage is compared with internal reference voltage after divider resistors, R1 and R2. The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator is high enough to keep the voltage at the beginning of each ON cycle substantially constant. For the loop stability, the 0 dB frequency,  $f_0$ , defined in Equation 2 must be lower than 1/4 of the switching frequency.

$$f_0 = \frac{1}{2\pi \times ESR \times C_{OUT}} \le \frac{f_{SW}}{4}$$
 (2)

As  $f_0$  is determined solely by the output capacitor characteristics, the loop stability during D-CAP<sup>TM</sup> mode is determined by the capacitor chemistry. For example, specialty polymer capacitors have output capacitance in the order of several hundred micro-Farads and ESR in range of 10 milli-ohms. These yield an  $f_0$  value on the order of 100 kHz or less and the loop is stable. However, ceramic capacitors have  $f_0$  at more than 700 kHz, which is not suitable for this operational mode.

### **Enable and Power Good**

VREG3 is an always-on regulator (TPS51285A and TPS1285B), For TPS51285B, VREG5 is an always-on LDO, too (See Table 1 and Table 2). When VIN exceeds the VIN-UVLO threshold VREG3 turns on. For TPS51285B, VREG5 turns on when VREG3 exceeds 2.4V. For TPS51285A, VREG5 turns on when either EN1 or EN2 enters ON state in addition to the above VREG3 threshold. CH1's or CH2's output starts ramping up when the corresponding EN pin is in the ON state and VREG5 is larger than the VREG5-UVLO. VCLK initiates switching when EN1 enters ON state. The state controls are shown in Table 1 and Table 2.



TPS51285A and TPS51285B have a PGOOD open drain output. During the start-up, if the feedback voltages for both CH1 and CH2 exceed 90% of the reference voltage, the PGOOD becomes high with defined PGOOD delay time. During the operation, if the feedback voltage rise beyond 115%(typ) for either switching regulator, PGOOD turns low. If the feedback voltage falls below 60%(typ), the PGOOD turns low.

EN1	EN2	VREG5	VREG3	CH1 (5Vout)	CH2 (3.3Vout)	VCLK	PGOOD
OFF	OFF	OFF	ON	OFF	OFF	OFF	Low
ON	OFF	ON	ON	ON	OFF	ON	Low
OFF	ON	ON	ON	OFF	ON	OFF	Low
ON	ON	ON	ON	ON	ON	ON	High

Table 2. Enabling and PGOOD State (TPS51285B; Always-on VREG3 and VREG5)

EN1	EN2	VREG5	VREG3	CH1 (5Vout)	CH2 (3.3Vout)	VCLK	PGOOD
OFF	OFF	ON	ON	OFF	OFF	OFF	Low
ON	OFF	ON	ON	ON	OFF	ON	Low
OFF	ON	ON	ON	OFF	ON	OFF	Low
ON	ON	ON	ON	ON	ON	ON	High




Figure 4. TPS51285A Timing Diagram of Start-up




Figure 5. TPS51285B Timing Diagram of Start-up



#### Soft-Start and Discharge

The TPS51285A and TPS51285B operates an internal, 0.8-ms, voltage servo soft-start for each channel. When the ENx pin becomes higher than the enable threshold voltage, an internal DAC begins ramping up the reference voltage to the target (2 V). Smooth control of the output voltage is maintained during start-up. When ENx becomes lower than the lower level of threshold voltage, the device discharges outputs using internal MOSFETs through VO1 (CH1) and SW2 (CH2).

#### **VREG5 and VREG3 Linear Regulators**

There are two 100-mA standby linear regulators that output 5 V and 3.3 V, respectively. The VREG5 provides the current for gate drivers. VREG3 functions as the main power supply for the analog circuitry of the device.

A ceramic capacitor with a value of 4.7  $\mu$ F or larger (X5R grade or better) is required for each of VREG5 and VREG3. It should be placed close to the VREG5 pin and the VREG3 pin respectively to stabilize the LDOs.

The VREG5 pin switchover function is asserted when three conditions are present:

- CH1 is not in UVP/OVP condition
- CH1 is not in OCL condition
- VO1 voltage is higher than (VREG5 -1V)

In this switchover condition three things occur:

- · the internal 5-V LDO regulator is shut off
- the VREG5 output is connected to VO1 by internal switchover MOSFET
- VREG3 input pass is changed from VIN to VO1

#### **VCLK for Charge Pump**

A 256 kHz VCLK signal can be used for the external charge pump circuit. The VCLK signal becomes available when EN1 enters ON state. VCLK driver circuit is driven by VO1 voltage. In a design that does not require VCLK output, tie  $200~\Omega$  between VCLK pin and GND so that VCLK is turned off.

#### **Overcurrent Protection**

TPS51285A and TPS51285B have cycle-by-cycle over current limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the inductor current is larger than the overcurrent trip level. In order to provide both good accuracy and cost effective solution, the device supports temperature compensated MOSFET  $R_{DS(on)}$  sensing. The CSx pin should be connected to GND through the CS voltage setting resistor,  $R_{CS}$ . The CSx pin sources CS current ( $I_{CS}$ ) which is 50  $\mu$ A typically at room temperature, and the CSx terminal voltage ( $V_{CS}$ =  $R_{CS}$  ×  $I_{CS}$ ) should be in the range of 0.2 V to 2 V over all operation temperatures. The trip level is set to the OCL trip voltage ( $V_{TRIP}$ ) as shown in Equation 3.

$$V_{TRIP} = \frac{R_{CS} \times I_{CS}}{8} + 1 \,\text{mV} \tag{3}$$

The inductor current is monitored by the voltage between GND pin and SWx pin so that SWx pin should be connected to the drain terminal of the low-side MOSFET properly. The CS pin current has a 4500 ppm/ $^{\circ}$ C temperature slope to compensate the temperature dependency of the  $R_{DS(on)}$ . GND is used as the positive current sensing node so that GND should be connected to the source terminal of the low-side MOSFET.

As the comparison is done during the OFF state,  $V_{TRIP}$  sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold,  $I_{OCL(DC)}$ , can be calculated as shown in Equation 4.

$$I_{OCL(DC)} = \frac{V_{TRIP}}{R_{DS(on)}} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{R_{DS(on)}} + \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$

$$\tag{4}$$

In an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to fall down. Eventually, it ends up with crossing the undervoltage protection threshold and shutdown both channels.



#### **Output Overvoltage and Undervoltage Protection**

TPS51285A and TPS51285B assert the overvoltage protection (OVP) when VFBx voltage reaches OVP trip threshold level. When an OVP event is detected, the controller changes the output target voltage to 0 V. This usually turns off DRVH and forces DRVL to be on. When the inductor current begins to flow through the low-side MOSFET and reaches the negative OCL, DRVL is turned off and DRVH is turned on. After the on-time expires, DRVH is turned off and DRVL is turned on again. This action minimizes the output node undershoot due to LC resonance. When the VFBx reaches 0 V, the driver output is latched as DRVH off and DRVL on. The undervoltage protection (UVP) latch is set when the VFBx voltage remains lower than UVP trip threshold voltage for 250 µs or longer. In this fault condition, the controller latches DRVH low and DRVL low and discharges the outputs through VO1(CH1) and SW2 (CH2). UVP detection function is enabled after 1.1 ms of SMPS operation to ensure startup. Toggle ENx to clear the fault latch.

#### **Undervoltage Lockout (UVLO) Protection**

TPS51285A and B have undervoltage lock out protection at VIN, VREG5 and VREG3. When each voltage is lower than their UVLO threshold voltage, both SMPS are shut-off. They are non-latch protections.

#### **Over-Temperature Protection**

TPS51285A and TPS51285B features an internal temperature monitor. If the temperature exceeds the threshold value (typically 140°C), the device is shut off including LDOs. This is non-latch protection.

#### REFERENCE DESIGN

#### **Application Schematic**

This session describes a simplified design procedure for 5 V and 3.3 V outputs application using TPS1285A and TPS1285B. Figure 6 shows the application schematic.




Figure 6. Application Schematic



#### **Table 3. Key External Components**

REFERENCE DESIGNATOR	FUNCTION	MANUFACTURER	PART NUMBER
L1	Output Inductor (5-Vout)	ALPS	GLMC3R303A
L2	Output Inductor (3.3-Vout)	ALPS	GLMC2R203A
C3	Output Capacitor (5-Vout)	SANYO	6TPS220MAZB x 2
C4	C4 Output Capacitor (3.3-Vout)		6TPS220MAZB x 2
Q1	MOSFET (5-Vout)	TI	CSD87330Q3D
Q2	Q2 MOSFET (3.3-Vout)		CSD87330Q3D
C5	Decoupling Capacitance (VREG5)	MURATA	GRM188B30J475ME84
C6	Decoupling Capacitance (VREG3)	MURATA	GRM188B30J475ME84

#### **Design Procedure**

#### Step 1. Determine the Specifications:

- VIN range = 5.5 V to 20 V
- CH1 output: Vout1 = 5 V and lout1 = 6 A
- CH2 output: Vout2 = 3.3 V and lout2 = 7 A

#### Step 2. Determine the Value of Voltage Divider Resistors

The output voltage is determined by 2-V internal voltage reference and the resistor dividers (R1 and R2/ R4 and R5). To achieve higher efficiency at light load condition, for 5 V output, select R2 = 100 k $\Omega$  and R1 = 150k $\Omega$  for 3.3V output R5 = 200 k $\Omega$  and R4 = 130 k $\Omega$ . Determine R1 using Equation 5. (for 3.3 V, replace R1 with R4 and R2 with R5). For applications where signal-to-noise performance is more valuable than light load efficiency, set R2 (R5) to 10k $\Omega$ .

R1 = 
$$\frac{\left(V_{OUT} - 0.5 \times V_{RIPPLE} - 2.0\right)}{2.0} \times R2$$
 (5)

#### Step 3. Determine Inductance and Choose the Inductor

Smaller inductance yields better transient performance but the consequence is larger ripple and lower efficiency. Larger value has the opposite characteristics. It is the common practice to limit the inductor ripple current to 25% to 50% of the maximum output current. In this case, use 50% at  $V_{IN} = 20 \text{ V}$ .

$$L1 = \frac{1}{I_{\text{IND(ripple)}} \times f_{\text{SW(CH1)}}} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} = 3.13 \ \mu\text{H}$$
(6)

Where

• 
$$I_{IND(ripple)} = 6 \text{ A x } 0.5, \ V_{OUT} = 5 \text{ V. } V_{IN(MAX)} = 20 \text{ V. } f_{SW(CH2)} = 400 \text{ kHz}$$

$$L2 = \frac{1}{I_{IND(ripple)} \times f_{SW(CH2)}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = 1.66 \ \mu\text{H}$$
(7)

Where

•  $I_{IND(ripple)} = 7 \text{ A x } 0.5, V_{OUT} = 3.3 \text{ V. } V_{IN(MAX)} = 20 \text{ V}, f_{SW(CH2)} = 475 \text{ kHz}$ 

For this design, L1 =  $3.3 \mu H$  and L2 =  $2.2 \mu H$  are chosen.

#### TEXAS INSTRUMENTS

#### Step 4. Choose Output Capacitor(s)

For the loop stability, the 0 dB frequency,  $f_0$ , defined in Equation 8 must be lower than 1/4 of the switching frequency (entire  $V_{IN}$  range).

$$f_0 = \frac{1}{2\pi \times ESR \times C_O} \le \frac{f_{SW}}{4} \tag{8}$$

Determine ESR to meet required ripple voltage below for better jitter performance. A quick approximation is as shown in Equation 9.

$$ESR = \frac{V_{OUT} \times 20[mV] \times (1-D)}{2[V] \times I_{IND}(Ripple)} = \frac{20[mV] \times L \times f_{SW}}{2[V]}$$

$$(9)$$

where

- D as the duty-cycle factor
- the required output ripple voltage slope is approximately 20 mV per t<sub>SW</sub> (switching period) in terms of VFB terminal




Figure 7. Ripple Voltage Slope and Jitter Performance

This design uses 2 x 220  $\mu$ F (35 m $\Omega$ ) for each output.

#### Step 5. Determine Over Current Limit (OCL) Setting Resistors

Use Equation 10 to determine the over current limit setting resistor (R3/ R6) which is connected from CS1/CS2 to GND.

$$R_{CS} = \frac{8}{I_{CS}} \times \left[ (I_{OCL(DC)} - I_{IND(ripple)} \times 0.5) \times R_{DS(ON)} - 1mV \right]$$
(10)

Confirm CS voltage is within the range of 0.2 V to 2 V over all operation temperature using Equation 11.

$$V_{CS} = R_{CS} \times I_{CS} \left[ (25^{o} C - T_{A}) \times TC_{CS} \times 10^{-6} + 1 \right]$$
(11)

Where

T<sub>A</sub> is an operation temperature

Confirm inductor ripple current is less than half of OCL (valley) using Equation 12

$$I_{IND(ripple)} < \frac{I_{OCL(VALLEY)}}{2} = \frac{\left(\frac{R_{CS} \times I_{CS}}{8} + 1mV\right)}{2 \times R_{DS(ON)}}$$
(12)

This design uses CSD87330Q3D (low-side  $R_{DS(ON)}$  typ = 4.7 m $\Omega$ ) and R3 ( $R_{CS}$  - CH1) = 6.19 k $\Omega$ , R6 ( $R_{CS}$  - CH2) = 6.65 k $\Omega$ .



#### Step 6. Select Decoupling Capacitors

Use ceramic capacitors with a value of 4.7  $\mu$ F or larger (X5R grade or better) for C5 (VREG5) and C6 (VREG3). For the V<sub>IN</sub> input capacitors (C1 and C2), 2 x 10  $\mu$ F (1206, 25V, X5R) MLCC per channel is used in the design. Tighter tolerances and higher voltage ratings are always appreciated.

#### Step 7. Peripheral Components

For high-side N-channel MOSFET drive circuit, connect boot strap capacitor between VBSTx and SWx. To control gate driver strength, adding a resistor (reserved space) is recommended. This design uses 0.1  $\mu$ F (C7 and C8), 0  $\Omega$  (R7 and R8), 6.8  $\Omega$  (R9) and 8.2  $\Omega$  (R10).

#### Step 8. Charge Pump Design

Figure 6 shows a circuit design without an external charge pump. Add R11 =  $200\Omega$  from VCLK to GND to disable VCLK signal. Figure 8 shows the design with an external charge pump. D1 (4-in 1 Diode: BAS40DW-04) should be tied to the 5V switcher output and 4 x 0.1  $\mu$ F (C9, C10, C11 and C12) is used.




Figure 8. Application Schematic (with Charge pump)



#### **Layout Considerations**

Good layout is essential for stable power supply operation. Follow these guidelines for an efficient PCB layout.

#### **Placement**

- Place voltage setting resistors close to the device pins.
- Place bypass capacitors for VREG5 and VREG3 close to the device pins.

#### Routing (Sensitive analog portion)

- Use small copper space for VFBx. There are short and narrow traces to avoid noise coupling.
- Connect VFB resistor trace to the positive node of the output capacitor. Routing inner layer away from power traces is recommended.
- Use short and wide trace from VFB resistor to vias to GND (internal GND plane).

#### **Routing (Power portion)**

- Use wider/shorter traces of DRVL for low-side gate drivers to reduce stray inductance.
- Use the parallel traces of SW and DRVH for high-side MOSFET gate drive in a same layer or on adjoin layers, and keep them away from DRVL.
- Use wider/ shorter traces between the source terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET
- Thermal pad is the GND terminal of this device. Five or more vias with 0.33-mm (13-mils) diameter connected from the thermal pad to the internal GND plane should be used to have strong GND connection and help heat dissipation.



#### TYPICAL CHARACTERISTICS




Figure 9. VIN Supply Current 1 vs. Junction Temperature




Figure 11. VO1 Supply Current 1 vs. Junction Temperature




Figure 13. CS Source Current vs. Junction Temperature




Figure 10. VIN Supply Current 2 vs. Junction Temperature




Figure 12. VIN Stand-By Current vs. Junction Temperature





Figure 14. Clock Frequency vs. Junction Temperature








Figure 25. Load Transient

Figure 26. Load Transient



Figure 28. Output Discharge




Figure 27. Start-Up

24

www.ti.com 27-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS51285ARUKR	Active	Production	WQFN (RUK)   20	3000   LARGE T&R	Yes	NIPDAU   SELECTIVE	Level-1-260C-UNLIM	-40 to 85	1285A
						AG (TOP SIDE)			
TPS51285ARUKR.A	Active	Production	WQFN (RUK)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1285A
TPS51285ARUKT	Active	Production	WQFN (RUK)   20	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1285A
TPS51285ARUKT.A	Active	Production	WQFN (RUK)   20	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1285A
TPS51285BRUKR	Active	Production	WQFN (RUK)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1285B
TPS51285BRUKR.A	Active	Production	WQFN (RUK)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1285B
TPS51285BRUKT	Active	Production	WQFN (RUK)   20	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1285B
TPS51285BRUKT.A	Active	Production	WQFN (RUK)   20	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1285B

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE OPTION ADDENDUM**


www.ti.com 27-Nov-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

3 x 3, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月