TPS3762 具有内置自检和锁存器的 65V 窗口（OV 和 UV）监控器

1 特性

- 符合 SIL-3 等级功能安全标准的产品
  - 可提供用于 IEC 61508 系统设计的文档
  - 以系统能力达到 SIL-3 级为目标
  - 以硬件功能达到 SIL-3 级为目标
- 器件灵活性可满足设计要求
  - 宽电压阈值范围：2.7 V 至 60 V
  - 800mV 选项 - 与外部电阻分压器配合使用来设置阈值
  - 内置迟滞（2%、5% 和 10% 选项）
  - 固定和可编程复位延时时间
  - 固定和可编程检测延迟
- 监测高压电源轨
  - 宽输入电压范围：2.7V 至 65V
  - 在检测引脚上提供 -65V 反极性保护
  - 无需外部元件即可从高压电源轨断电
- 在 12/24/48V 系统中实现快速 UV/OV 保护
  - 输出复位锁存特性
  - 超快检测延时时间选项 (<5 µ s)
  - 内置自检

2 应用

- 单轴和多轴伺服驱动器
- 工业和协作机器人
- 航电设备
- PLC、DCS 和 PAC

3 说明

TPS3762 是一款具有 4 µ A I_{DD}、0.9% 精度、快速检测时间和内置自检功能的 65V 输入电压监控器。该器件可直接连接到 12V/24V 工业 SELV 电源轨，用于持续监测过压 (OV) 和欠压 (UV) 条件；由于使用内部电阻分压器，TPS3762 的总体解决方案尺寸非常小。提供了宽迟滞电压选项，从而可以忽略大电压瞬态。SENSE 引脚上的内置迟滞特性有助于在监测电源电压轨时防止出现错误的复位信号。

通过单独的 VDD 和 SENSE 引脚，可实现高可靠性系统所需的冗余，并且 SENSE 引脚可以监控比 VDD 更高和更低的电压。SENSE 引脚的高阻抗输入支持使用可选的外部电阻器。通过 CTS 和 CTR 引脚，可以对 RESET 信号的上升沿和下降沿进行延迟调整。CTS 忽略受监控电压轨上的电压干扰，从而充当去抖动器。

TPS3762 采用 2.9mm × 1.6mm SOT23 8 引脚封装。TPS3762 工作温度范围为 -40°C 至 +150°C T_A。

器件信息

器件型号	封装 (1)	封装尺寸（标称值）
TPS3762	SOT-23 (8) (DDF)	2.9mm x 1.6mm

(1) 如需了解封装详细信息，请参阅数据表末尾的机械制图附录。



典型应用电路



锁存器功能波形

Table of Contents

4 Device Comparison

Device Decoder shows some of the device naming nomenclature of the TPS3762. Not all device namings will follow this nomenclature table. For a detailed breakdown of every device part number by threshold voltage options, BIST configurations, Latch configurations, CTR options, CTS options, and UVbypass, see 节 9.1 for more details. Contact TI sales representatives or on TI's E2E forum for detail and availability of other options.



Topology

Suffix	CTR	CTS	Latch / UV Bypass	BIST RESET Trigger
A	ADJ	ADJ	Disabled	Yes
B	ADJ	ADJ	Latch	Yes
C	ADJ	ADJ	UVBypass	Yes
D	ADJ	ADJ	Both	Yes
E	ADJ	5 µs	Disabled	Yes
F	ADJ	5 µs	Latch	Yes
G	ADJ	5 µs	UVBypass	Yes
H	ADJ	5 µs	Both	Yes
I	ADJ	ADJ	Disabled	No
J	ADJ	ADJ	Latch	No
K	ADJ	ADJ	UVBypass	No
L	ADJ	ADJ	Both	No
M	ADJ	5 µs	Disabled	No
N	ADJ	5 µs	Latch	No
O	ADJ	5 µs	UVBypass	No
P	ADJ	5 µs	Both	No
Q	200ms	5 µs	Disabled	Yes
R	200ms	5 µs	Latch	Yes

Threshold Voltage

2% Hysteresis Option

Suffix	VIT	Suffix	VIT
02	800mV	D7	8.5V
A7	2.7V	D8	9V
A8	2.8V	D9	9.5V
A9	2.9V	E0	10V
B0	3V	E1	11V
B1	3.1V	E2	12V
B2	3.2V	E3	13V
B3	3.3V	E4	14V
B4	3.4V	E5	15V
B5	3.5V	E6	16V
B6	3.6V	E7	17V
B7	3.7V	E8	18V
B8	3.8V	E9	20V
B9	3.9V	F0	22V
C0	4V	F1	24V
C1	4.1V	F2	26V
C2	4.2V	F3	28V
C3	4.3V	F4	30V
C4	4.4V	F5	32V
C5	4.5V	F6	34V
C6	4.6V	F7	36V
C7	4.7V	F8	38V
C8	4.8V	F9	40V
C9	4.9V	G0	42V
D0	5V	G1	46V
D1	5.5V	G2	48V
D2	6V	G3	50V
D3	6.5V	G4	54V
D4	7V	G5	57V
D5	7.5V	G6	58V
D6	8V	G7	60V
W7	+/-7%		
UV	UV Only	OV	OV Only

5% Hysteresis Option

Suffix	VIT	Suffix	VIT
05	800mV	K7	8.5V
H7	2.7V	K8	9V
H8	2.8V	K9	9.5V
H9	2.9V	L0	10V
I0	3V	L1	11V
I1	3.1V	L2	12V
I2	3.2V	L3	13V
I3	3.3V	L4	14V
I4	3.4V	L5	15V
I5	3.5V	L6	16V
I6	3.6V	L7	17V
I7	3.7V	L8	18V
I8	3.8V	L9	20V
I9	3.9V	M0	22V
J0	4V	M1	24V
J1	4.1V	M2	26V
J2	4.2V	M3	28V
J3	4.3V	M4	30V
J4	4.4V	M5	32V
J5	4.5V	M6	34V
J6	4.6V	M7	36V
J7	4.7V	M8	38V
J8	4.8V	M9	40V
J9	4.9V	N0	42V
K0	5V	N1	46V
K1	5.5V	N2	48V
K2	6V	N3	50V
K3	6.5V	N4	54V
K4	7V	N5	57V
K5	7.5V	N6	58V
K6	8V	N7	60V

10% Hysteresis Option

Suffix	VIT	Suffix	VIT
10	800mV	Q1	4.1V
O7	2.7V	Q2	4.2V
O8	2.8V	Q3	4.3V
O9	2.9V	Q4	4.4V
P0	3V	Q5	4.5V
P1	3.1V	Q6	4.6V
P2	3.2V	Q7	4.7V
P3	3.3V	Q8	4.8V
P4	3.4V	Q9	4.9V
P5	3.5V	R0	5V
P6	3.6V	R1	5.5V
P7	3.7V	R2	6V
P8	3.8V	R3	6.5V
P9	3.9V	R4	7V
Q0	4V	R5	7.5V

10% Hysteresis Option

Suffix	VIT	Suffix	VIT
R6	8V	T2	26V
R7	8.5V	T3	28V
R8	9V	T4	30V
R9	9.5V	T5	32V
S0	10V	T6	34V
S1	11V	T7	36V
S2	12V	T8	38V
S3	13V	T9	40V
S4	14V	U0	42V
S5	15V	U1	46V
S6	16V	U2	48V
S7	17V	U3	50V
S8	18V	U4	54V
S9	20V	U5	57V
T0	22V	U6	58V
T1	24V	U7	60V

Package

Suffix	Name
DDF	SOT-23

Reel

Suffix	Name
R	Large

1. Suffix 02, 05, and 10 with VIT of 800mV corresponds to the adjustable variant, do not have internal voltage divider
2. Not all TPS3762 devices can be decoded by this table. Refer to 节 9.1 for a decoding table by part number.

5 Pin Configuration and Functions



图 5-1. DDF Package, 8-Pin SOT-23, TPS3762 (Top View)

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
VDD	1	I	**Input Supply Voltage:** Supply voltage pin. For noisy systems, bypass with a 0.1 µF capacitor to GND.
SENSE	2	I	**Sense Voltage:** Connect this pin to the supply rail that must be monitored. See SENSE for more details. Sensing Topology: **Overvoltage (OV), Undervoltage (UV), or Window (OV + UV)**
GND	3	-	**Ground.** Ground pin. All GND pins must be electrically connected to the board ground.
$\overline{\text{RESET}}$	4	O	**Output Reset Signal:** $\overline{\text{RESET}}$ asserts when SENSE crosses the voltage threshold after the sense time delay, set by CTS and remains asserted for the reset time delay period after SENSE transitions out of a fault condition. For latch variants $\overline{\text{RESET}}$ remains asserted until the latch is cleared. The active low open-drain reset output requires an external pullup resistor. See 节 7.3.3 for more details. Output topology: **Open-Drain Active-Low**
$\overline{\text{BIST}}$	5	O	**Built-In Self-Test:** $\overline{\text{BIST}}$ asserts when a logic high input occurs on the BIST_EN / LATCH_CLR or BIST_EN pin, this initiates the internal BIST testing. $\overline{\text{BIST}}$ recovers after $t_{\overline{\text{BIST}}}$ to signify BIST completed successfully. $\overline{\text{BIST}}$ will remain asserted for a time period longer than $t_{\overline{\text{BIST}}}$ if there is a failure during $\overline{\text{BIST}}$. $\overline{\text{BIST}}$ active-low open-drain output requires an external pullup resistor. See 节 7.3.6 for more details.
BIST_EN / LATCH_CLR	6	I	**Built-In Self-Test Enable and Latch Clear:** A logic high input must occur on the BIST_EN / LATCH_CLR to initate $\overline{\text{BIST}}$ and clear a latched $\overline{\text{OV}}$/$\overline{\text{UV}}$ fault. See 节 7.3.6 and 节 7.3.3.3 for more details.
CTR	7	O	**RESET Time Delay:** User-programmable reset time delay for $\overline{\text{RESET}}$. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. See 节 7.3.4 for more details.
CTS	8	O	**SENSE Time Delay:** User-programmable sense time delay for SENSE. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. See 节 7.3.5 for more details.

6 Specifications

6.1 Specifications

6.2 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted (1)

		MIN	MAX	UNIT
Voltage	V_{DD}, $V_{SENSE(Adjustable)}$, $V_{\overline{RESET}}$	–0.3	70	V
Voltage	$V_{SENSE(Fixed)}$	–65	70	V
Voltage	V_{CTS}, V_{CTR}	–0.3	6	V
Voltage	V_{BIST}, V_{BIST_EN}, $V_{BIST\_EN/LATCH\_CLR}$	–0.3	6	V
Current	I_{RESET}, I_{BIST}		10	mA
Temperature (2)	Operating junction temperature, T_J	–40	150	°C
Temperature (2)	Operating Ambient temperature, T_A	–40	150	°C
Temperature (2)	Storage, T_{stg}	–65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Voltage	V_{DD}	2.7		65	V
Voltage	V_{SENSE}, $V_{\overline{RESET}}$	0		65	V
Voltage	V_{CTS}, V_{CTR}	0		5.5	V
Voltage	$V_{\overline{BIST}}$, V_{BIST_EN}, $V_{BIST\_EN/LATCH\_CLR}$	0		5.5	V
Current	$I_{\overline{RESET}}$, $I_{\overline{BIST}}$	0		5	mA
T_J (1)	Junction temperature (free air temperature)	–40		125	°C

(1) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

6.4 Thermal Information

THERMAL METRIC (1)		TPS3762 DDF 8-PIN	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	154.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	77.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	73.2	°C/W
ψ_{JT}	Junction-to-top characterization parameter	4.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter	72.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

At $V_{DD(MIN)} \leq V_{DD} \leq V_{DD\ (MAX)}$, CTR = CTS = open, output $\overline{RESET}$ pull-up resistor R_{PU} = 10 kΩ, voltage V_{PU} = 5.5 V, output $\overline{BIST}$ pull-up resistor $R_{PU\_\overline{BIST}}$ = 10 kΩ, voltage $V_{PU\_\overline{BIST}}$= 5.5 V, and load C_{LOAD} = 10 pF. The operating free-air temperature range T_A = – 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and V_{DD} = 12 V and V_{IT} = 6.5 V (V_{IT} refers to V_{ITN} or V_{ITP}).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
V_{DD}	Supply Voltage		2.7		65	V
UVLO (1)	Undervoltage Lockout	V_{DD} rising above $V_{DD\ (MIN)}$			2.6	V
UVLO(HYS) (1)	Undervoltage Lockout Hysteresis	V_{DD} falling below $V_{DD\ (MIN)}$		500		mV
$V_{POR(\overline{RESET})}$	Power on Reset Voltage (2) $\overline{RESET}$, Active Low (Open-Drain)	$V_{OL(MAX)}$ = 300 mV $I_{OUT\ (Sink)}$ = 15 µA			1.4	V
$V_{POR(\overline{BIST})}$	Power on Reset Voltage (2) $\overline{BIST}$, Active Low (Open-Drain)	$V_{OL(MAX)}$ = 300 mV $I_{OUT\ (Sink)}$ = 15 µA			1.4	V
I_{DD}	Supply current into V_{DD} pin	V_{IT} = 800 mV $V_{DD\ (MIN)} \leq V_{DD} \leq V_{DD\ (MAX)}$		4	8.1	µA
SENSE (Input)						
I_{SENSE}	Input current	V_{IT} = 800 mV			200	nA
V_{ITN}	Input Threshold Negative (Undervoltage)	V_{IT} = 800 mV (3)	-0.9		0.9	%
V_{ITP}	Input Threshold Positive (Overvoltage)	V_{IT} = 800 mV (3)	-0.9		0.9	%
V_{HYS}	Hysteresis Accuracy (4)	V_{IT} = 0.8 V V_{HYS} Range = 2%	1.5	2	2.5	%
$\overline{RESET}$ (Output)						
$I_{lkg(OD)}$	Open-Drain leakage	$V_{\overline{RESET}}$ = 5.5 V $V_{ITN} < V_{SENSE} < V_{ITP}$			300	nA
$I_{lkg(OD)}$	Open-Drain leakage	$V_{\overline{RESET}}$ = 65 V $V_{ITN} < V_{SENSE} < V_{ITP}$			300	nA
V_{OL} (5)	Low level output voltage	2.7 V ≤ VDD ≤ 65 V $I_{\overline{RESET}}$ = 2.7 mA			350	mV

6.5 Electrical Characteristics（续）

At $V_{DD(MIN)} \leq V_{DD} \leq V_{DD\ (MAX)}$, CTR = CTS = open, output $\overline{RESET}$ pull-up resistor R_{PU} = 10 kΩ, voltage V_{PU} = 5.5 V, output $\overline{BIST}$ pull-up resistor $R_{PU\_\overline{BIST}}$ = 10 kΩ, voltage $V_{PU\_\overline{BIST}}$= 5.5 V, and load C_{LOAD} = 10 pF. The operating free-air temperature range T_A = – 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and V_{DD} = 12 V and V_{IT} = 6.5 V (V_{IT} refers to V_{ITN} or V_{ITP}).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Capacitor Timing (CTS, CTR)						
R_{CTR}	Internal resistance (CTR)		3.2	4	4.8	MΩ
R_{CTS}	Internal resistance (CTS)		3.2	4	4.8	MΩ
Built-in Self-test						
$I_{lkg(\overline{BIST})}$	Open-Drain leakage	$V_{\overline{BIST}}$ = 5.5 V $V_{ITN} < V_{SENSE} < V_{ITP}$			300	nA
$I_{lkg(\overline{BIST})}$	Open-Drain leakage	$V_{\overline{BIST}}$ = 3.3 V $V_{ITN} < V_{SENSE} < V_{ITP}$			300	nA
$V_{\overline{BIST}\_OL}$	Low level output voltage	2.7 V ≤ VDD ≤ 65 V $I_{\overline{BIST}}$ = 5 mA			300	mV
V_{BIST_EN}	BIST_EN pin logic low input				500	mV
V_{BIST_EN}	BIST_EN pin logic high input		1300			mV
$V_{BIST\_EN/LATCH\_CLR}$	LATCH_CLR pin logic low input				500	mV
$V_{BIST\_EN/LATCH\_CLR}$	LATCH_CLR pin logic high input		1300			mV

(1) When V_{DD} voltage falls below UVLO, $\overline{RESET}$ is asserted. V_{DD} slew rate ≤ 100 mV / µs
(2) V_{POR} is the minimum V_{DD} voltage for a controlled output state. Below V_{POR}, the output cannot be determined. V_{DD} slew rate ≤ 100mV/µs
(3) For adjustable voltage guidelines and resistor selection refer to **Adjustable Voltage Thresholds** in **Application and Implementation section**
(4) Hysteresis is with respect to V_{ITP} and V_{ITN} voltage threshold. V_{ITP} has negative hysteresis and V_{ITN} has positive hysteresis.
(5) For V_{OH} and V_{OL} relation to output variants refer to **Timing Figures after the Timing Requirement Table**

6.6 Switching Requirements

At $V_{DD(MIN)} \leqslant V_{DD} \leqslant V_{DD\ (MAX)}$, CTR = CTS = open and enabled, output $\overline{RESET}$ pull-up resistor R_{PU} = 10 kΩ, voltage V_{PU} = 5.5 V, output $\overline{BIST}$ pull-up resistor $R_{PU\_\overline{BIST}}$ = 10 kΩ, voltage $V_{PU\_\overline{BIST}}$= 5.5 V, and load C_{LOAD} = 10 pF. The operating free-air temperature range T_A = – 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and V_{DD} = 12 V and V_{IT} = 6.5 V (V_{IT} refers to V_{ITN} or V_{ITP}).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Common Switching Requirements						
$t_{CTR(No\ Cap)}$	$\overline{RESET}$ release time delay (CTR)(1)	VIT = 800 mV C_{CTR} = Open 20% Overdrive from Hysteresis		350	600	µs
$t_{CTS(No\ Cap)}$	Sense detect time delay (CTS)(2)	VIT = 800 mV C_{CTS} = Open 20% Overdrive from V_{IT}		85	100	µs
t_{SD}	Startup Delay (3)	C_{CTR} = Open		1		ms
BIST Switching Requirements						
$t_{BIST\_en\_pd}$	Rising edge of BIST_EN to BIST asserting			2.3		µs
$t_{BIST\_en\_pd}$	Rising edge of BIST_EN to RESET asserting			2.3		µs
$t_{\overline{BIST}\_recover}$	Rising edge of $\overline{BIST}$ to SENSE input valid	C_{CTR} = Open, BIST = Enabled		350	600	µs
$t_{\overline{BIST}}$	BIST run time				3.5	ms
$t_{SD+\overline{BIST}}$	Startup time with BIST run time				4.5	ms
LATCH Switching Requirements						
$t_{BIST\_EN/LATCH\_CLR\_Recover}$	Rising edge of $\overline{BIST}$ to SENSE input valid	C_{CTR} = Open, BIST = Disabled		10		µs

(1) **CTR Reset detect time delay:**
Overvoltage active-low output is measure from $V_{ITP\ -\ HYS}$ to V_{OH}
Undervoltage active-low output is measure from $V_{ITN\ +\ HYS}$ to V_{OH}

(2) **CTS Sense detect time delay:**
Overvoltage active-low output is measure from V_{ITP} to V_{OL}
Undervoltage active-low output is measure from V_{ITN} to V_{OL}

(3) During the power-on sequence, V_{DD} must be at or above $V_{DD\ (MIN)}$ for at least $t_{SD+\overline{BIST}} + t_{CTR}$ before the output is in the correct state based on V_{SENSE}.
t_{SD} time includes the propagation delay (C_{CTR} = Open). Capacitor on CTR will add time to t_{SD}.

6.7 Timing Requirements

At $V_{DD(MIN)} \leqslant V_{DD} \leqslant V_{DD\ (MAX)}$, CTR = CTS = open and enabled, output $\overline{RESET}$ pull-up resistor R_{PU} = 10 kΩ, voltage V_{PU} = 5.5 V, output $\overline{BIST}$ pull-up resistor $R_{PU\_\overline{BIST}}$ = 10 kΩ, voltage $V_{PU\_\overline{BIST}}$= 5.5 V, and load C_{LOAD} = 10 pF. The operating free-air temperature range T_A = – 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and V_{DD} = 12 V and V_{IT} = 6.5 V (V_{IT} refers to V_{ITN} or V_{ITP}).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Common timing parameters						
BIST timing parameters						
$t_{BIST\_en\ Glitch}$	BIST_EN Glitch immunity			1.1		µs
t_{BIST_en}	Minimum BIST_EN input width to initate BIST			1.2	8	µs
LATCH timing parameters						
$t_{BIST\_EN/LATCH\_CLR\ Glitch}$	Latch Glitch immunity			1.5		µs
$t_{BIST\_EN/LATCH\_CLR}$	Latch input width to clear latch			1.6		µs

6.8 Timing Diagrams



A. The timing diagram assumes the open-drain output $\overline{\text{RESET}}$ pin is connected via an external pull-up resistor to VDD.

B. Be advised that 图 6-1 shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t_{CTR}) time.

C. $\overline{\text{RESET}}$ is asserted when VDD goes below the $UVLO_{(MIN)}$ threshold after the time delay, t_{CTR}, is reached.

图 6-1. SENSE Undervoltage (UV) Timing Diagram



A. The timing diagram assumes the open-drain output $\overline{\text{RESET}}$ pin is connected via an external pull-up resistor to VDD.
B. Be advised that 图 6-2 shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t_{CTR}) time.
C. $\overline{\text{RESET}}$ is asserted when VDD goes below the $UVLO_{(MIN)}$ threshold after the time delay, t_{CTR}, is reached.

图 6-2. SENSE Overvoltage (OV) Timing Diagram

6.9 Typical Characteristic

Typical characteristics show the typical performance of the TPS3762 device. Test conditions are T_A = 25°C, unless otherwise noted.



图 6-3. Undervoltage Accuracy vs Temperature (V_{IT} = 0.8 V)



图 6-4. Overvoltage Accuracy vs Temperature (V_{IT} = 0.8 V)



图 6-5. I_{DD} vs Temperature ($\overline{RESET}$ = High, V_{IT} = 0.8 V)



图 6-6. I_{DD} vs Temperature ($\overline{RESET}$ = Low, V_{IT} = 0.8 V)



图 6-7. V_{SENSE} vs I_{SENSE} (V_{DD} = 2.7 V)



图 6-8. V_{SENSE} vs I_{SENSE} (V_{DD} = 65 V)

6.9 Typical Characteristic (continued)

Typical characteristics show the typical performance of the TPS3762 device. Test conditions are T_A = 25°C, unless otherwise noted.



图 6-9. Open-Drain Active Low V_{OL} vs $I_{\overline{RESET}}$ (V_{DD} = 2.7 V)



图 6-10. Open-Drain Active Low V_{OL} vs $I_{\overline{RESET}}$ (V_{DD} = 65 V)



图 6-11. Propogation Delay (Undervoltage) vs Temperature (V_{IT} = 0.8V, CTS = Enabled = 50pF)



图 6-12. Propogation Delay (Overvoltage) vs Temperature (V_{IT} = 0.8V, CTS = Enabled = 50pF)

7 Detailed Description

7.1 Overview

The TPS3762 is a family of high voltage and low quiescent current voltage supervisors with overvoltage and undervoltage threshold voltage options, delay timings, Built-In Self-Test, and latch. The TPS3762 over and undervoltage thresholds are device specific and are offered in either adjustable thresholds or fixed threholds. The adjustable threshold option uses an external resistor ladder to make a voltage divider on SENSE pin which uses the internal 800 mV threshold to trigger overvoltage and undervoltage faults. The benefit of using an adjustable option with external resistors is the faster reaction speed compared to a fixed internal threshold variant. The TPS3762 fixed threshold option utilizes an integrated voltage divider to eliminate the need for external resistors and provides a lower system leakage current.

VDD, SENSE and $\overline{\text{RESET}}$ pins can support 65 V continuous operation. SENSE has -65 V reverse polarity protection. Both VDD and SENSE voltage levels can be independent of each other. TPS3762 includes a reset output latching feature that holds the output active to help system achieve safe state. Fixed and programmable sense and reset delay are available to avoid false resets and false reset releases.

7.2 Functional Block Diagram



图 7-1. Fixed Threshold Functional Block Diagram



图 7-2. Adjustable Threshold Functional Block Diagram

7.3 Feature Description

7.3.1 Input Voltage (VDD)

VDD operating voltage ranges from 2.7 V to 65 V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a 0.1 µF capacitor between the VDD and GND.

VDD needs to be at or above $V_{DD(MIN)}$ for at least the start-up time delay (t_{SD}) for the device to be fully functional.

VDD voltage is independent of V_{SENSE} and V_{RESET}, meaning that VDD can be higher or lower than the other pins.

7.3.1.1 Undervoltage Lockout (V_{POR} < V_{DD} < UVLO)

When the voltage on V_{DD} is less than the UVLO voltage, but greater than the power-on reset voltage (V_{POR}), the $\overline{\text{RESET}}$ and BIST pins will be asserted, regardless of the voltage at SENSE pins.

7.3.1.2 Power-On Reset (V_{DD} < V_{POR})

When the voltage on VDD is lower than the power on reset voltage (V_{POR}), the output signal is undefined and is not to be relied upon for proper device function.

Note: 图 7-3 and 图 7-4 assume an external pull-up resistor is connected the reset pin to VDD.



图 7-3. Power Cycle (SENSE Outside of Nominal Voltage)



图 7-4. Power Cycle (SENSE Within Nominal Voltage)

7.3.2 SENSE

The SENSE pin connects to the supply rail that is to be monitored. The sense pin on each device is configured to monitor either overvoltage (OV), undervoltage (UV), and window (OV&UV) conditions. TPS3762 device offers built-in hysteresis that provides noise immunity and maintains stable operation.

Although not required in most cases, for noisy applications good analog design practice is to place a 10 nF to 100 nF bypass capacitor at the SENSE inputs to reduce sensitivity to transient voltages on the monitored signal. SENSE can be connected directly to VDD pin.

7.3.2.1 Reverse Polarity Protection

The TPS3762 has reverse polarity protection on the sense pin up to -65 V. This allows the TPS3762 to support accidental or test simulated reverse connections without damaging the device. This protection permits the TPS3762 to connect directly off of the supply prior to any reverse polarity protection diodes for accurate voltage measurement.

7.3.2.2 SENSE Hysteresis

TPS3762 device offers built-in hysteresis around the UV and OV thresholds to avoid erroneous $\overline{\text{RESET}}$ deassert. The hysteresis is opposite to the threshold voltage; for overvoltage options the hysteresis is subtracted from the positive threshold (V_{ITP}), for undervoltage options hysteresis is added to the negative threshold (V_{ITN}).



图 7-5. Hysteresis (Undervoltage & Overvoltage Active-Low)

表 7-1. Common Adjustable Hysteresis Lookup Table

TARGET			DEVICE ACTUAL HYSTERESIS OPTION
ADJUSTABLE THRESHOLD	TOPOLOGY	RELEASE VOLTAGE (V)	
800 mV	Overvoltage	784 mV	-2%
800 mV	Overvoltage	760 mV	-5%
800 mV	Overvoltage	720 mV	-10%
800 mV	Undervoltage	816 mV	2%
800 mV	Undervoltage	840 mV	5%
800 mV	Undervoltage	880 mV	10%

表 7-1 shows a sample of hysteresis for the 800 mV adjustable variant for the TPS3762.

Knowing the amount of hysteresis voltage, the release voltage for the undervoltage (UV) channel is (V_{ITN} + V_{HYS}) and for the overvoltage (OV) channel is (V_{ITP} - V_{HYS}).

Undervoltage (UV) Channel

V_{ITN} = 800 mV

Voltage Hysteresis (V_{HYS}) = 2% = 16 mV

Hysteresis Accuracy = +1.5% to +2.5% = 16.24 mV to 16.4 mV

Release Voltage = V_{ITN} + V_{HYS} = 816.24 mV to 816.4 mV

Overvoltage (OV) Channel

V_{ITP} = 800 mV

Voltage Hysteresis (V_{HYS}) = 2% = 16 mV

Hysteresis Accuracy = +1.5% to +2.5% = 16.24 mV to 16.4 mV

Release Voltage = V_{ITP} - V_{HYS} = 783.6 mV to 783.76 mV

7.3.3 Output Logic Configurations

TPS3762 is a single channel device that has a single input sense pin and a single reset pin. The single reset is available with open drain topology.

7.3.3.1 Open-Drain

Open-drain output requires an external pull-up resistor to hold the voltage high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels.

To select the right pull-up resistor consider system V_{OH} and the Open-Drain Leakage Current (I_{lkg}) provided in the electrical characteristics, high resistors values will have a higher voltage drop affecting the output voltage high. The open-drain output can be connected as a wired-AND logic with other open-drain signals such as another TPS3762 open-drain output pin.

7.3.3.2 Active-Low ($\overline{RESET}$)

$\overline{RESET}$ (active low) denoted with a bar above the pin label. $\overline{RESET}$ remains high voltage (V_{OH}, deasserted) (open-drain variant V_{OH} is measured against the pullup voltage) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below:

- For undervoltage variant the SENSE voltage need to cross the lower boundary (V_{ITN}).
- For overvoltage variant the SENSE voltage needs to cross the upper boundary (V_{ITP}).

7.3.3.3 Latching

The TPS3762 comes with the optional output reset latching feature for the window (OV & UV) and OV variants, check the 节 4 to verify variant specific latch functionality. When using a variant with latch enabled ($V_{BIST\_EN/LATCH\_CLR}$ <0.5 V), whenever a fault, OV or UV, occurs $\overline{RESET}$ asserts and goes low and remains low until cleared by a logic high input ($V_{BIST\_EN/LATCH\_CLR}$ > 1.3 V) on the BIST_EN / LATCH_CLR pin. If the SENSE pin is in a safe region and latch is disabled, the $\overline{RESET}$ will deassert after a delay. This delay is dependent on BIST and CTR timing. See 节 7.3.6 for more details. While $V_{BIST\_EN/LATCH\_CLR}$ > 1.3 V, the device is in latch disabled mode and the $\overline{RESET}$ will not latch for OV and UV on SENSE pin. While the device is in latch disabled mode the $\overline{RESET}$ will still assert for OV and UV faults.When $V_{BIST\_EN/LATCH\_CLR}$ < 0.5 V, latch mode will be enabled.



图 7-6. $\overline{\text{RESET}}$ Latch & Unlatch

7.3.4 User-Programmable Reset Time Delay

TPS3762 has adjustable reset release time delay with external capacitors.

- A capacitor on CTR programs the reset time delay of the output.
- No capacitor on this pin gives the fastest reset delay time indicated by t_{CTR} in 节 6.7.
- Variants such as TPS3762Q use a fixed internal time delay. check the 节 4 to verify variant specific timing.

7.3.4.1 Reset Time Delay Configuration

The time delay (t_{CTR}) can be programmed by connecting a capacitor between CTR pin and GND.

The relationship between external capacitor $C_{CTR\_EXT\ (typ)}$ and the time delay $t_{CTR\ (typ)}$ is given by 方程式 1.

$$t_{CTR\ (typ)} = R_{CTR\ (typ)} \times C_{CTR\_EXT\ (typ)} + t_{CTR\ (no\ cap)} \quad (1)$$

$R_{CTR\ (typ)}$ = is in kilo ohms (kΩ)

$C_{CTR\_EXT\ (typ)}$ = is given in microfarads (μF)

$t_{CTR\ (typ)}$ = is the reset time delay (ms)

The reset delay varies according to three variables: the external capacitor (C_{CTR_EXT}), CTR pin internal resistance (R_{CTR}) provided in 节 6, and a constant. The minimum and maximum variance due to the constant is show in 方程式 2 and 方程式 3:

$$t_{CTR\ (min)} = R_{CTR\ (min)} \times C_{CTR\_EXT\ (min)} + t_{CTR\ (no\ cap\ (min))} \quad (2)$$

$$t_{CTR\ (max)} = R_{CTR\ (max)} \times C_{CTR\_EXT\ (max)} + t_{CTR\ (no\ cap\ (max))} \quad (3)$$

There is no limit to the capacitor on CTR pin. Having a too large of a capacitor value can cause very slow charge up (rise times) due to capacitor leakage and system noise can cause the internal circuit to hold $\overline{\text{RESET}}$ active.

* Leakages on the capacitor can effect accuracy of reset time delay.

7.3.5 User-Programmable Sense Delay

TPS3762 has adjustable sense release time delay with external capacitors.

- A capacitor in CTS programs the excursion detection on SENSE.
- No capacitor on this pin gives the fastest sense delay time indicated by t_{CTS}in 节 6.7.
- The TPS3762 comes with an optional fixed internal time delay that ignores the capacitor value at the CTS pin, check the 节 4 to verify variant specific functionality.

7.3.5.1 Sense Time Delay Configuration

The time delay (t_{CTS}) can be programmed by connecting a capacitor between CTS pin and GND.

The relationship between external capacitor $C_{CTS\_EXT\ (typ)}$ and the time delay $t_{CTS\ (typ)}$ is given by 方程式 4.

$$t_{CTS\ (typ)} = R_{CTS\ (typ)} \times C_{CTS\_EXT\ (typ)} + t_{CTS\ (no\ cap)} \quad (4)$$

R_{CTS} = is in kilo ohms (kΩ)

C_{CTS_EXT} = is given in microfarads (μF)

t_{CTS} = is the sense time delay (ms)

The sense delay varies according to three variables: the external capacitor (C_{CTS_EXT}), CTS pin internal resistance (R_{CTS}) provided in Electrical Characteristics, and a constant. The minimum and maximum variance due to the constant is show in 方程式 5 and 方程式 6:

$$t_{CTS\ (min)} = R_{CTS\ (min)} \times C_{CTS\_EXT\ (min)} + t_{CTS\ (no\ cap\ (min))} \quad (5)$$

$$t_{CTR\ (max)} = R_{CTS\ (max)} \times C_{CTS\_EXT\ (max)} + t_{CTSx\ (no\ cap\ (max))} \quad (6)$$

The recommended maximum sense delay capacitor for the TPS3762 is limited to 10 μF as this makes sure enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the internal circuit to trip earlier or later near the threshold. This leads to variation in time delay where it can make the delay accuracy worse in the presence of system noise.

* Leakages on the capacitor can effect accuracy of sense time delay.

7.3.6 Built-In Self-Test

The TPS3762 has a Built-In Self-Test (BIST) feature that runs diagnostics internally in the device. During power-up BIST is initiated automatically after crossing $V_{DD(min)}$. During BIST the $\overline{BIST}$ pin and $\overline{RESET}$ output asserts low and deasserts if the $\overline{BIST}$ test completes successfully indicating no internal faults in the device. The length of the BIST and $\overline{BIST}$ assertion is specified by $t_{\overline{BIST}}$. If BIST is not successful, the $\overline{BIST}$ pin will say asserted low signifying an internal fault. The $\overline{RESET}$ output will stay assert on $\overline{BIST}$ failure. During BIST, the device is not monitoring the SENSE pin for faults and the $\overline{RESET}$ is not dependent on the SENSE pin voltage. The $\overline{BIST}$ sequence of internal tests verifies the internal signal chain of the device by checking for faults on the internal comparators on the SENSE pin, bandgap voltage, and the $\overline{RESET}$ output. See 图 7-7 for more details.



图 7-7. TPS3762 Start-Up Sequence

After a successful power-up sequence, BIST can be initiated any time with a logic high input (V_{BIST_EN} or $V_{BIST\_EN/LATCH\_CLR}$ > 1.3 V) on the BIST_EN / LATCH_CLR pin. BIST initiates and the $\overline{BIST}$ pin asserts only if the SENSE pin is not in a overvoltage or undervoltage fault mode. During this BIST test time period, $t_{\overline{BIST}}$, $\overline{BIST}$ pin asserts low to signify that $\overline{BIST}$ has started and $\overline{RESET}$ assertion is dependent on the device variant. Upon a successful BIST the $\overline{BIST}$ pin and $\overline{RESET}$ pin are deasserted. If BIST is not successful due to the internal device not working properly, the $\overline{RESET}$ pin and $\overline{BIST}$ pin remain asserted low signifying a fault internal to the device. See 图 7-8 and for 图 7-9 more details.



图 7-8. BIST With RESET Assertion



图 7-9. BIST With No RESET Assertion



图 7-10. $\overline{BIST}$ Fail With $\overline{RESET}$ Assertion



图 7-11. $\overline{BIST}$ Fail With No $\overline{RESET}$ Assertion

7.4 Device Functional Modes

表 7-2. Undervoltage Detect Functional Mode Truth Table

DESCRIPTION	SENSE		CTR (1)	VDD PIN	OUTPUT (2) (RESET PIN)
	PREVIOUS CONDITION	CURRENT CONDITION			
Normal Operation	SENSE > V_{ITN}	SENSE > V_{ITN}	Open or capacitor connected	V_{DD} > $V_{DD(MIN)}$	High
Undervoltage Detection	SENSE > V_{ITN}	SENSE < V_{ITN}	Open or capacitor connected	V_{DD} > $V_{DD(MIN)}$	Low
Undervoltage Detection	SENSE < V_{ITN}	SENSE > V_{ITN}	Open or capacitor connected	V_{DD} > $V_{DD(MIN)}$	Low
Normal Operation	SENSE < V_{ITN}	SENSE > V_{ITN} + HYS	Open or capacitor connected	V_{DD} > $V_{DD(MIN)}$	High
UVLO Engaged	SENSE > V_{ITN}	SENSE > V_{ITN}	Open or capacitor connected	V_{POR} < V_{DD} < $V_{DD(MIN)}$	Low
Below V_{POR}, Undefined Output	SENSE > V_{ITN}	SENSE > V_{ITN}	Open or capacitor connected	V_{DD} < V_{POR}	Undefined

(1) Reset time delay is ignored in the truth table.
(2) Open-drain active low output requires an external pull-up resistor to a pull-up voltage.

表 7-3. Overvoltage Detect Functional Mode Truth Table

DESCRIPTION	SENSE		CTR (1)	VDD PIN	OUTPUT (2) (RESET PIN)
	PREVIOUS CONDITION	CURRENT CONDITION			
Normal Operation	SENSE < V_{ITN}	SENSE < V_{ITN}	Open or capacitor connected	V_{DD} > $V_{DD(MIN)}$	High
Overvoltage Detection	SENSE < V_{ITN}	SENSE > V_{ITN}	Open or capacitor connected	V_{DD} > $V_{DD(MIN)}$	Low
Overvoltage Detection	SENSE > V_{ITN}	SENSE < V_{ITN}	Open or capacitor connected	V_{DD} > $V_{DD(MIN)}$	Low
Normal Operation	SENSE > V_{ITN}	SENSE < V_{ITN} - HYS	Open or capacitor connected	V_{DD} > $V_{DD(MIN)}$	High
UVLO Engaged	SENSE < V_{ITN}	SENSE < V_{ITN}	Open or capacitor connected	V_{POR} < V_{DD} < UVLO	Low
Below V_{POR}, Undefined Output	SENSE < V_{ITN}	SENSE < V_{ITN}	Open or capacitor connected	V_{DD} < V_{POR}	Undefined

(1) Reset time delay is ignored in the truth table.
(2) Open-drain active low output requires an external pull-up resistor to a pull-up voltage.

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The following sections describe in detail proper device implementation, depending on the final application requirements.

8.2 Adjustable Voltage Thresholds

图 8-1 illustrates an example of how to adjust the voltage threshold with external resistor dividers. The resistors can be calculated depending on the desired voltage threshold and device part number. TI recommends using the 0.8 V voltage threshold device when using an adjustable voltage variant. This variant bypasses the internal resistor ladder.

For example, consider a 12 V rail, V_{MON}, being monitored for overvoltage (OV) using of the TPS3762D02OVDDFR variant, as shown in 图 8-1. The monitored OV threshold, denoted as V_{MON+}, is the desired voltage where the device asserts the reset. For this example V_{MON+} = 35 V. To assert an overvoltage reset the voltage at the sense pin, V_{SENSE}, needs to be equal to the input threshold positive, V_{ITP}. For this example variant V_{SENSE} = V_{ITP} = 0.8 V. Using R_1 and R_2 the correlation between V_{MON+} and V_{SENSE} can be seen in 方程式 8. Assuming R_2 = 10 kΩ, and R_1 can be calculated as R_1 = 427.5 kΩ.

$$V_{SENSE} = V_{MON+} \times (R_2 \div (R_1 + R_2)) \quad (7)$$

The TPS3762D02OVDDFR comes with variant specific 2 %, 5 %, or 10 % voltage threshold hysteresis. For the reset signal to become deasserted, V_{MON} must go below V_{ITP} - V_{HYS}. For this example variant a 2 % voltage threshold hysteresis was selected. Therefore, V_{MON} equals 34.3 V when the reset signal becomes deasserted.

There are inaccuracies that must be taken into consideration while adjusting voltage thresholds. Aside from the tolerance of the resistor divider, there is an internal resistance of the SENSE pin that can affect the accuracy of the resistor divider. Although expected to be very high impedance, users are recommended to calculate the values for the design specifications. The internal SENSE resistance (R_{SENSE}) can be calculated by the SENSE voltage (V_{SENSE}) divided by the SENSE current (I_{SENSE}) as shown in 方程式 9. V_{SENSE} can be calculated using 方程式 7 depending on the resistor divider and monitored voltage. I_{SENSE} can be calculated using 方程式 8.

$$I_{SENSE} = [(V_{MON} - V_{SENSE}) \div R_1] - (V_{SENSE} \div R_2) \quad (8)$$

$$R_{SENSE} = V_{SENSE} \div I_{SENSE} \quad (9)$$



图 8-1. Adjustable Voltage Threshold with External Resistor Dividers

8.3 Typical Application

8.3.1 Design 1: SELV Power Supply Monitoring

This application is intended for the initial power stage in applications with 24 V SELV power rails. The TPS3762 utilizes high-voltage SENSE and V_{DD} inputs to monitor a 24 V SELV power rail.

图 8-6 illustrates an example of how the TPS3762 is monitoring the rail voltage while being powered by it, as well.



图 8-2. TPS3762 Overvoltage Supervisor with SELV Monitoring

8.3.1.1 Design Requirements

表 8-1. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Voltage Threshold	Typical OV voltage threshold 30V.
Maximum Input Power	Operate with power supply input up to 65V
Output logic	Open-Drain
SENSE delay	>100ms
$\overline{\text{RESET}}$ delay	>300ms
Output Features	Output latching and built-in self-test

8.3.1.2 Detailed Design Procedure

The TPS3762 utilizes high-voltage SENSE and V_{DD} inputs to monitor a 24V SELV power rail.

In this design example TPS3762D02OVDDFR is used.

8.3.1.2.1 Setting Voltage Threshold

The positive-going threshold voltage, V_{ITP}, is set by the device variant. In this example, the nominal supply voltage from the SELV supply is 24 V. Setting a overvoltage threshold of 30 V (~25% buffer) makes sure that the device resets before supply voltage violates the allowed boundary. The adjustable voltage variant is chosen and R_1 and R_2 are adusted to meet the threshold. Assuming R_2 equal to 10 kΩ and R_1 is calculated as 365 kΩ. For additional information on selecting resistor values see 节 8.2. TPS3762 also supports fixed voltage threshold variants. Threshold voltage decoding can be found in Device Decoder.

8.3.1.2.2 Meeting the Sense and Reset Delay

The TPS3762 features both reset assertion (sense) delay, t_{CTS}, and reset deassertion (reset) delay, t_{CTR}. The TPS3762 features two options for selecting sense and reset delays: fixed delays and capacitor-programmable delays. For the device variant used in this design, TPS3762D02OVDDFR, the capacitor programmable delay is chosen. 节 7.3.5 and 节 7.3.4 show how to set the timings for the capacitor-programmable delays. The application requires greater than 100 ms sense delay, thus a 0.033 µF capacitor is used. The application requires greater than 300 ms reset delay, thus a 0.1 µF capacitor is used.

8.3.1.2.3 Setting Supply Voltage

Setting the supply voltage is done by connecting the V_{DD} input directly to the 24V rail without the need for external circuitry. The device being able to handle 65 V on V_{DD} means the monitored voltage rail can handle any voltage transience up to 65 V. Good analog design practice recommends using a 0.1 µF capacitor on the V_{DD} pin.

8.3.1.2.4 Initiating Built-In Self-Test and Clearing Latch

Built-In Self-Test (BIST) is asserted on device power-up, as outlined in 图 7-7. BIST can also be initiated any time by a rising edge that crosses the voltage logic high input (V_{BIST_EN} or $V_{BIST\_EN/LATCH\_CLR}$ > 1.3 V) on the BIST_EN / LATCH_CLR pin, as outlined in 图 7-8. Output reset latching is set by the device variant. For the device variant used in this design, TPS3762D02OVDDFR, the output has latch. Device specific output reset latching feature can be found in #none#. In order to clear the latch a logic high input on the BIST_EN / LATCH_CLR pin is required. When clearing latch, BIST is initiated and the $\overline{\text{RESET}}$ returns logic level high once $t_{\overline{BIST}}$ + $t_{\overline{BIST}\_recover}$ + t_{CTR} has expired, outlined in 图 7-6. While $V_{BIST\_EN/LATCH\_CLR}$ > 1.3 V, the device is in latch disabled mode and the $\overline{\text{RESET}}$ will not latch for OV and UV on SENSE pin. While the device is in latch disabled mode the $\overline{\text{RESET}}$ will still assert for OV and UV faults.

8.3.1.3 Application Curves



图 8-3. $\overline{\text{BIST}}$ with $\overline{\text{RESET}}$ Assertion Waveform



图 8-4. Overvoltage $\overline{\text{RESET}}$ Latching Waveform



图 8-5. Overvoltage $\overline{\text{RESET}}$ Unlatching Waveform

8.4 Power Supply Recommendations

TPS3762 is designed to operate from an input supply with a V_{DD} voltage between 2.7 V (minimum operation) to 65 V (maximum operation). Good analog design practice recommends placing a minimum 0.1 µF ceramic capacitor as near as possible to the V_{DD} pin.

8.4.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum continuous allowable power dissipation for the device in a given package can be calculated using 方程式 10:

$$P_{D\text{-}MAX} = ((T_{J\text{-}MAX} - T_A) / R_{\theta JA}) \quad (10)$$

The actual power being dissipated in the device can be represented by 方程式 11:

$$P_D = V_{DD} \times I_{DD} + p_{RESET} \quad (11)$$

p_{RESET} is calculated by 方程式 12 or 方程式 13

$$p_{RESET\ (PUSHPULL)} = VDD - V_{RESET} \times I_{RESET} \quad (12)$$

$$p_{RESET\ (OPEN\text{-}DRAIN)} = V_{RESET} \times I_{RESET} \quad (13)$$

方程式 10 and 方程式 11 establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation (P_D) and/or excellent package thermal resistance ($R_{\theta JA}$) is present, the maximum ambient temperature ($T_{A\text{-}MAX}$) may be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature ($T_{A\text{-}MAX}$) may have to be de-rated. $T_{A\text{-}MAX}$ is dependent on the maximum operating junction temperature ($T_{J\text{-}MAX\text{-}OP}$ = 125°C), the maximum allowable power dissipation in the device package in the application ($P_{D\text{-}MAX}$), and the junction-to ambient thermal resistance of the part/package in the application ($R_{\theta JA}$), as given by 方程式 14:

$$T_{A\text{-}MAX} = (T_{J\text{-}MAX\text{-}OP} - (R_{\theta JA} \times P_{D\text{-}MAX})) \quad (14)$$

8.5 Layout

8.5.1 Layout Guidelines

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a greater than 0.1 µF ceramic capacitor as near as possible to the VDD pin.
- To further improve the noise immunity on the SENSE pins, placing a 10 nF to 100 nF capacitor between the SENSE pin and GND can reduce the sensitivity to transient voltages on the monitored signal.
- If a capacitor is used on CTS or CTR, place these components as close as possible to the respective pins. If the capacitor adjustable pins are left unconnected, make sure to minimize the amount of parasitic capacitance on the pins to less than 5 pF.
- Place the pull-up resistors on $\overline{\text{RESET}}$ as close to the pin as possible.
- When laying out metal traces, separate high voltage traces from low voltage traces as much as possible. If high and low voltage traces need to run close by, spacing between traces should be greater than 20 mils (0.5 mm).

- Do not have high voltage metal pads or traces closer than 20 mils (0.5 mm) to the low voltage metal pads or traces.

8.5.2 Layout Example

The layout example in 图 8-6 shows how the TPS3762 is laid out on a printed circuit board (PCB) with user-defined delays.



图 8-6. TPS3762 Recommended Layout

9 Device and Documentation Support

9.1 Device Nomenclature

Device Decoder in 节 4 describe how to decode certain device function of the device based on its part number. Not all part numbers follow this nomenclature. Use 表 9-1 as the part number decoding table for all devices.

表 9-1. Device Configuration Table

ORDERABLE PART NAME	Overvoltage (V_{ITP})	Overvoltage Hysteresis	Undervoltage (V_{ITN})	Undervoltage Hysteresis	CTR / CTS	Latch / UVbypass	$\overline{BIST}$ $\overline{RESET}$Trigger
TPS3762D02OVDDFR	800mV	2%	N/A	N/A	ADJ / ADJ	Both Enabled	Yes

9.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的使用条款。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

9.5 静电放电警告

静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表　　本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (October 2023) to Revision A (December 2023)	Page
• 量产数据发布	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3762D02OVDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	62D02	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3762D02OVDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3762D02OVDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0

PACKAGE OUTLINE

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



LAND PATTERN EXAMPLE
SCALE:15X

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4222047/C 10/2022

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/C 10/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265