







TPS37-Q1

ZHCSMU6E - AUGUST 2020 - REVISED AUGUST 2023

TPS37-Q1 适用于汽车的具有可编程检测和复位延迟功能的宽 V_{IN} 65V 双通道过 压和欠压(OV和UV)检测器

1 特性


- 具有符合 AEC-Q100 标准的下列特性:
 - 器件温度等级 1: 40°C 至 +125°C 环境工作 温度范围 TA
 - 器件 HBM ESD 分类等级 2
 - 器件 CDM ESD 分类等级 C7B
- 功能安全型
 - 可提供用于功能安全系统设计的文档
- 宽电源电压范围: 2.7V 至 65V
- SENSE 和 RESET 引脚为 65V 等级
- 低静态电流:1µA(典型值)
- 灵活而广泛的电压阈值选项

表 11-1

- 2.7V 至 36V (最高精度 1.5%)
- 800mV 选项(最高精度 1%)
- 内置迟滞 (V_{HYS})
 - 百分比选项: 2% 至 13%(阶跃 1%)
 - 固定选项: V_{TH} < 8V = 0.5V、1V、1.5V、 2V \ 2.5V
- 可编程复位延时时间
 - 10 nF = 12.8 ms. 10 μ F = 12.8 s
- 可编程感测延时时间
 - -10nF = 1.28ms, $10 \mu F = 1.28s$
- 手动复位 (MR) 特性
- 输出拓扑:开漏或推挽

2 应用

- 远程信息处理控制单元
- 紧急呼叫系统
- 音频放大器
- 音响主机和组合仪表
- 传感器融合和摄像头
- 车身控制模块



3 说明

TPS37-Q1 是一款 65V 输入电压检测器,

I_{DD} 为 1 μ A, 精度为 1%, 并具有 10 μ s 的快速检测 时间。该器件可直接连接到

12V/24V 汽车电池系统,用于持续监测过压 (OV) 和欠 压 (UV) 条件;由于使用内部电阻分压器,它的总体解 决方案尺寸非常小。由于提供了广泛的迟滞电压选项, 因此可以忽略冷启动、启停和各种汽车电池电压瞬变。 SENSE 引脚上的内置迟滞可在监测电源电压轨时防止 出现错误的复位信号。


通过单独的 VDD 和 SENSE 引脚,可实现高可靠性汽 车系统所需的冗余,并且 SENSE 引脚可以监控比 VDD 更高和更低的电压。SENSE 引脚的高阻抗输入 支持使用可选的外部电阻器。通过 CTSx 和 CTRx 引 脚,可以对 RESET 信号的上升沿和下降沿进行延迟调 整。此外, CTSx 可忽略受监控电压轨上的电压干扰, 从而充当去抖动器; CTRx 具有手动复位 (MR) 的作 用,可用于强制系统复位。

TPS37-Q1 采用 WSON 或 SOT-23 封装。WSON 封 装具有可湿性侧面,便于进行自动光学检测 (AOI) 和低 分辨率 X 射线检测。根据 IEC60664 中的指南,中心 垫片是不导电的,以增加 VDD 和 GND 之间的爬电距

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
TPS37-Q1	WSON (10) (DSK)	2.5mm × 2.5mm
TPS37-Q1	SOT-23 (14) (DYY)	4.1 mm × 1.9 mm

(1) 如需了解封装详细信息,请参阅数据表末尾的机械制图附录。



典型 IDD 与 VDD



Table of Contents

1 特性	1	8.1 Overview	17
2 应用		8.2 Functional Block Diagram	17
		8.3 Feature Description	18
4 Revision History		9 Device Functional Modes	26
5 Device Comparison		10 Application and Implementation	<mark>27</mark>
6 Pin Configuration and Functions		10.1 Adjustable Voltage Thresholds	<mark>27</mark>
7 Specifications		10.2 Application Information	<mark>2</mark> 8
7.1 Absolute Maximum Ratings		10.3 Typical Application	28
7.2 ESD Ratings		10.4 Power Supply Recommendations	<mark>3</mark> 1
7.3 Recommended Operating Conditions		10.5 Layout	31
7.4 Thermal Information		11 Device and Documentation Support	34
7.5 Electrical Characteristics		11.1 Device Nomenclature	34
7.6 Timing Requirements		11.2 支持资源	35
7.7 Timing Diagrams		11.3 Trademarks	35
7.8 Typical Characteristics		11.4 静电放电警告	35
8 Detailed Description		11.5 术语表	35


4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision D (July 2023) to Revision E (August 2023)	Page
• 添加了功能安全声明并删除了锁存功能	1
Add Vhyst and accurary diagram	10
Added CTS and CTR value plots	13
Fixed output topology	22
Corrected CTR to CTS on EQ	24
Changes from Revision C (December 2021) to Revision D (July 2023)	Page
• 通篇删除了 DYY 封装的产品预发布	1
Changes from Revision B (September 2021) to Revision C (December 2021)	Page
将"预告信息"更改为"量产数据发布"	1

Product Folder Links: TPS37-Q1

5 Device Comparison


Contact TI sales representatives or consult TI's E2E forum for details and availability; minimum order quantities may apply.



- 1. Sense logic: OV = overvoltage; UV = undervoltage
- 2. Reset topology: PP = Push-Pull; OD = Open-Drain
- 3. Reset logic: L = Active-Low; H = Active-High
- 4. A to I hysteresis options are only available for 2.7 V to 8 V threshold options



6 Pin Configuration and Functions



OD (Open-Drain) or PP (Push-Pull)

图 6-1. DSK Package, 10-Pin WSON, TPS37-Q1 (Top View)




图 6-2. DYY Package, 14-Pin SOT-23, TPS37-Q1 (Top View)

OD (Open-Drain) or PP (Push-Pull)

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

表 6-1. Pin Functions

PIN	WSON (DSK)	SOT23 (DYY)		表 6-1. Pin Functions		
NAME	PIN NUM.	PIN NUM.	I/O	DESCRIPTION		
VDD	1	1	ı	Input Supply Voltage: Bypass with a 0.1 μF capacitor to GND.		
SENSE1	2	3	ı	This pin is connected to the voltage that will be monitored for fixed variants or to a resistor divider for the adjustable variant. When the voltage on SENSE1 pin transitions above the upper threshold voltage of V_{IT+} , RESET1/RESET1 asserts after the sense time delay, set by CTS1. When the voltage on the SENSE1 pin transitions below the upper threshold voltage of V_{IT+} - V_{HYS} , RESET1/RESET1 deasserts after the reset time delay, set by CTR1. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance.		
SENSE2	3	4	1	This pin is connected to the voltage that will be monitored for fixed variants or to a resistor divider for the adjustable variant. When the voltage on SENSE2 pin transitions below the lower threshold voltage of V_{IT-} , $\overline{RESET2}/RESET2$ asserts after the sense time delay, set by CTS2. When the voltage on the SENSE2 pin transitions above the lower threshold voltage of V_{IT-} + V_{HYS} , $\overline{RESET2}/RESET2$ deasserts after the reset time delay, set by CTR2. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance.		
RESET1/ RESET1	4	6	0	Output Reset Signal For Channel 1: See † 5 for output topology options. RESET1/RESET1 asserts when SENSE1 rises outside of the upper voltage threshold. RESET1/RESET1 remains asserted for the reset time delay period after SENSE1 transitions out of an overvoltage (OV) fault condition. For active low open-drain reset output, an external pullup resistor is required. Do not place external pullup resistors on push-pull outputs. Reset output signal for: SENSE1 Sensing Topology: Overvoltage (OV) Output topology: Open Drain or Push Pull, Active Low or Active High		
RESET2/ RESET2	5	7	0	Output Reset Signal For Channel 2: See † 5 for output topology options. RESET2/RESET2 asserts when SENSE2 falls outside of the lower voltage threshold. RESET2/RESET2 remains asserted for the reset time delay period after SENSE2 transitions out of an undervoltage (UV) fault condition. For active low open-drain reset output, an external pullup resistor is required. Reset output signal for: SENSE2 Sensing Topology: Undervoltage (UV) Output topology: Open Drain, Active Low or Active High		
CTR1/ MR	6	9	-	Channel 1 RESET Time Delay: User-programmable reset time delay for RESET1/RESET1. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. Manual Reset: If this pin is driven low, the RESET1/RESET1 output will reset and become asserted. The pin can be left floating or be connected to a capacitor. This pin should not be driven high.		
CTR2/ MR	9	12	-	Channel 2 RESET Time Delay: User-programmable reset time delay for RESET2/RESET2. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. Manual Reset: If this pin is driven low, the RESET2/RESET2 output will reset and become asserted. The pin can be left floating or be connected to a capacitor. This pin should not be driven high.		
GND	10	8, 13	-	Ground. All GND pins must be electrically connected to the board ground.		
NC	PAD	2, 5, 14	-	The PAD for the DSK package is not internally connected, the PAD can be connected to GND or be left floating. For the DYY package, NC stands for "No Connect". The pins are to be left floating.		
CTS1	7	10	0	Channel 1 SENSE Time Delay: Capacitor programmable sense delay: CTS1 pin offers a user-adjustable sense delay time when asserting a reset condition. Connecting this pin to a ground-referenced capacitor sets the RESET1/RESET1 delay time to assert.		
CTS2	8	11	0	Channel 2 SENSE Time Delay: Capacitor programmable sense delay: CTS2 pin offers a user-adjustable sense delay time when asserting a reset condition. Connecting this pin to a ground-referenced capacitor sets the RESET2/RESET2 delay time to assert.		



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted (1)

		MIN	MAX	UNIT
Voltage	VDD, V _{SENSE1} , V _{SENSE2} , V _{RESET1} , V _{RESET2} , V _{RESET2}	- 0.3	70	V
Voltage	V _{CTS1} , V _{CTS2} , V _{CTR1} , V _{CTR2}	- 0.3	6	V
Current	I _{RESET1} , I _{RESET2} , I _{RESET2}		10	mA
Temperature (2)	Operating junction temperature, T _J	- 40	150	°C
Temperature (2)	Operating Ambient temperature, T _A	- 40	150	°C
Temperature (2)	Storage, T _{stg}	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 (1)	±2000	
(ESD)	V _(ESD) Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±750	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Voltage	V_{DD}	2.7	65	V
Voltage	V _{SENSE1} , V _{SENSE2} , V _{RESET1} , V _{RESET2} , V _{RESET1} , V _{RESET2}	0	65	V
Voltage	V _{CTS1} , V _{CTS2} , V _{CTR1} , V _{CTR2}	0	5.5	V
Current	I _{RESET1} , I _{RESET2} , I _{RESET1} , I _{RESET2}	0	±5	mA
TJ	Junction temperature (free air temperature)	- 40	125	°C

7.4 Thermal Information

		TPS3	37-Q1		
	THERMAL METRIC (1)	DSK	DYY	UNIT	
		10-PIN	14-PIN		
R _{θ JA}	Junction-to-ambient thermal resistance	87.4	131.5	°C/W	
R _θ JC(top)	Junction-to-case (top) thermal resistance	76.3	61.1	°C/W	
R ₀ JB	Junction-to-board thermal resistance	54.2	56.6	°C/W	
ΨJT	Junction-to-top characterization parameter	4.8	3.4	°C/W	
ψ ЈВ	Junction-to-board characterization parameter	54.2	56.5	°C/W	
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	34.8	N/A	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPS37-Q1

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.



7.5 Electrical Characteristics

At $V_{DD(MIN)} \le V_{DD} \le V_{DD~(MAX)}$, CTR1/ \overline{MR} = CTR2/ \overline{MR} = CTS1 = CTS2 = open, output reset pull-up resistor R_{PU} = 10 k Ω , voltage V_{PU} = 5.5 V, and load C_{LOAD} = 10 pF. The operating free-air temperature range T_A = - 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16 V and V_{IT} = 6.5 V (V_{IT} refers to V_{ITN} or V_{ITP}).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD						
V_{DD}	Supply Voltage		2.7		65	V
UVLO (1)	Undervoltage Lockout	V _{DD} Falling below V _{DD (MIN)}			2.7	V
V_{POR}	Power on Reset Voltage ⁽²⁾ RESET, Active Low (Open-Drain, Push-Pull)	V _{OL(MAX)} = 300 mV I _{OUT (Sink)} = 15 μA			1.4	V
V_{POR}	Power on Reset Voltage ⁽²⁾ RESET, Active High (Push-Pull)	$V_{OH(MIN)} = 0.8 \text{ x } V_{DD}$ $I_{OUT \text{ (Source)}} = 15 \mu\text{A}$			1.4	V
l _{oo}	Supply current into VDD pin	V_{IT} = 800 mV $V_{DD \text{ (MIN)}} \le V_{DD} \le V_{DD \text{ (MAX)}}$		1	2.6	μΑ
I _{DD}	Supply current into VDD pin	V_{IT} = 2.7 V to 36 V $V_{DD \text{ (MIN)}} \le V_{DD} \le V_{DD \text{ (MAX)}}$		1	2	μΑ
SENSE (Inp	out)				•	
I _{SENSE}	Input current (SENSE1, SENSE2)	V _{IT} = 800 mV			100	nA
I _{SENSE}	Input current (SENSE1, SENSE2)	V _{IT} < 10 V			0.8	μΑ
I _{SENSE}	Input current (SENSE1, SENSE2)	10 V < V _{IT} < 26 V			1.2	μΑ
I _{SENSE}	Input current (SENSE1, SENSE2)	V _{IT} > 26 V			2	μA
V _{ITN}	Input Threshold Negative (Undervoltage)	V _{IT} = 2.7 V to 36 V	-1.5		1.5	%
		V _{IT} = 800 mV ⁽³⁾	0.792	0.800	0.808	V
V _{ITP}	Input Threshold Positive (Overvoltage)	V _{IT} = 2.7 V to 36 V	-1.5		1.5	%
		V _{IT} = 800 mV ⁽³⁾	0.792	0.800	0.808	V
		V _{IT} = 0.8 V and 2.7 V to 36 V V _{HYS} Range = 2% to 13% (1% step)	-1.5		1.5	%
V_{HYS}	Hysteresis Accuracy (4)	V_{IT} = 2.7 V to 8 V V_{HYS} = 0.5 V, 1 V, 1.5 V, 2 V, 2.5 V $(V_{ITP} - V_{HYS}) \ge 2.4$ V, OV Only	-1.5		1.5	%
RESET (Ou	tput)					
	Open-Drain leakage	V _{RESET} = 5.5 V V _{ITN} < V _{SENSE} < V _{ITP}			300	nA
I _{lkg(OD)}	(RESET1, RESET2)	V _{RESET} = 65 V V _{ITN} < V _{SENSE} < V _{ITP}			300	nA
V _{OL} ⁽⁵⁾	Low level output voltage	$2.7 \text{ V} \le \text{VDD} \le 65 \text{ V}$ $I_{\text{RESET}} = 5 \text{ mA}$			300	mV
V _{OH_DO}	High level output voltage dropout (V _{DD} - V _{OH} = V _{OH_DO}) (Push-Pull only)	2.7 V ≤ VDD ≤ 65 V I _{RESET} = 500 uA			100	mV
V _{OH} ⁽⁵⁾	High level output voltage (Push-Pull only)	2.7 V ≤ VDD ≤ 65 V I _{RESET} = 5 mA	0.8V _{DD}			V

7.5 Electrical Characteristics (continued)

At $V_{DD(MIN)} \le V_{DD} \le V_{DD \ (MAX)}$, CTR1/ \overline{MR} = CTR2/ \overline{MR} = CTS1 = CTS2 = open, output reset pull-up resistor R_{PU} = 10 k Ω , voltage V_{PU} = 5.5 V, and load C_{LOAD} = 10 pF. The operating free-air temperature range T_A = - 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16 V and V_{IT} = 6.5 V (V_{IT} refers to V_{ITN} or V_{ITN}).

	iotodi Typiodi Valdoo di o di Ta	20 Gana VBB TO Vano		STOTO TO VIIIN C		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Capacitor 1	Γiming (CTS, CTR)					
R _{CTR}	Internal resistance (CTR1 / MR , CTR2 / MR)		877	1000	1147	Kohms
R _{CTS}	Internal resistance (C _{TS1,} C _{TS2})		88	100	122	Kohms
Manual Reset (MR)						
$V_{\overline{MR}_IH}$	CTR1 / MR and CTR2 / MR pin logic high input	VDD = 2.7 V	2200			mV
$V_{\overline{MR}_IH}$	CTR1 / MR and CTR2 / MR pin logic high input	VDD = 65 V	2500			mV
$V_{\overline{MR}_IL}$	CTR1 / MR and CTR2 / MR pin logic low input	VDD = 2.7 V			1300	mV
$V_{\overline{MR}_IL}$	CTR1 / MR and CTR2 / MR pin logic low input	VDD = 65 V			1300	mV

- (1) When V_{DD} voltage falls below UVLO, reset is asserted for Output 1 and Output 2. V_{DD} slew rate \leq 100 mV / μs
- (2) V_{POR} is the minimum V_{DD} voltage for a controlled output state. Below VPOR, the output cannot be determined. V_{DD} dv/dt \leq 100mV/ μ s
- (3) For adjustable voltage guidelines and resistor selection refer to **Adjustable Voltage Thresholds** in **Application and Implementation section**
- (4) Hysteresis is with respect to V_{ITP} and V_{ITN} voltage threshold. V_{ITP} has negative hysteresis and V_{ITN} has positive hysteresis.
- (5) For V_{OH} and V_{OL} relation to output variants refer to **Timing Figures after the Timing Requirement Table**

7.6 Timing Requirements

At $V_{DD(MIN)} \le V_{DD} \le V_{DD \ (MAX)}$, CTR1/ \overline{MR} = CTR2/ \overline{MR} = CTS1 = CTS2 = open ⁽¹⁾, output reset pull-up resistor R_{PU} = 10 k $^{\Omega}$, voltage V_{PU} = 5.5V, and C_{LOAD} = 10 pF. VDD and SENSE slew rate = 1V / μ s. The operating free-air temperature range T_A = - 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16 V and V_{IT} = 6.5 V (V_{IT} refers to either V_{ITN} or V_{ITP}).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Commo	n timing parameters					
	Reset release time delay	VIT = 2.7 V to 36 V C _{CTR1} = C _{CTR2} = Open 20% Overdrive from Hysteresis			100	μs
	(CTR1/MR, CTR2/MR) (2)	$ \begin{aligned} &\text{VIT} = 800 \text{ mV} \\ &\text{C}_{\text{CTR1}} = \text{C}_{\text{CTR2}} = \text{Open} \\ &20\% \text{ Overdrive from Hysteresis} \end{aligned} $			40	μs
t _{CTS}	Sense detect time delay	VIT = 2.7 V to 36 V $C_{CTS1} = C_{CTS2} = Open$ 20% Overdrive from V_{IT}		34	90	μs
	(CTS1, CTS2) ⁽³⁾	$\begin{aligned} &\text{VIT} = 800 \text{ mV} \\ &\text{C}_{\text{CTS1}} = \text{C}_{\text{CTS2}} = \text{Open} \\ &\text{20\% Overdrive from V}_{\text{IT}} \end{aligned}$		8	17	μs
t _{SD}	Startup Delay (4)	C _{CTR1/MR} = C _{CTR2/MR} = Open			2	ms

- (1) C_{CTR1} = Reset delay channel 1, C_{CTR2} = Reset delay channel 2, C_{CTS1} = Sense delay channel 1, C_{CTS2} = Sense delay channel 2
- (2) CTR Reset detect time delay:

Overvoltage active-LOW output is measure from V $_{ITP-HYS}$ to V $_{OH}$ Undervoltage active-LOW output is measure from V $_{ITN+HYS}$ to V $_{OH}$ Overvoltage active-HIGH output is measure from V $_{ITP-HYS}$ to V $_{OL}$ Undervoltage active-HIGH output is measure from V $_{ITN+HYS}$ to V $_{OL}$

(3) CTS Sense detect time delay:


Active-low output is measure from V_{IT} to V_{OL} (or V_{Pullup}) Active-high output is measured from V_{IT} to V_{OH} V_{IT} refers to either V_{ITN} or V_{ITP}

(4) During the power-on sequence, VDD must be at or above V_{DD (MIN)} for at least t_{SD} before the output is in the correct state based on V_{SENSE}.

t_{SD} time includes the propagation delay (C_{CTR1} = C_{CTR2} = Open). Capaicitor in C_{CTR1} or C_{CTR2} will add time to t_{SD}.



7.7 Timing Diagrams




Lowest Absolute Limit for the Monitored Voltage Rail

图 7-1. Voltage Threshold and Hysteresis Accuracy

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated


Product Folder Links: TPS37-Q1



- A. For open-drain output option, the timing diagram assumes the RESETx_UVOD / RESETx_UVOD pin is connected via an external pull-up resistor to VDD.
- B. Be advised that 🛭 7-2 shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t_{CTRX}) time.
- C. RESETx_UVxx / RESETx_UVxx is asserted when VDD goes below the UVLO(MIN) threshold after the time delay, t_{CTRx}, is reached.

图 7-2. SENSEx Undervoltage (UV) Timing Diagram






- A. For open-drain output option, the timing diagram assumes the RESETx_OVOD / RESETx_OVOD pin is connected via an external pull-up resistor to VDD.
- B. Be advised that 🛭 7-3 shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t_{CTRx}) time.
- C. RESETx_OVxx / RESETx_OVxx is asserted when VDD goes below the UVLO_(MIN) threshold after the time delay, t_{CTRx}, is reached.

图 7-3. SENSEx Overvoltage (OV) Timing Diagram


English Data Sheet: SNVSBD9

7.8 Typical Characteristics






7.8 Typical Characteristics (continued)





7.8 Typical Characteristics (continued)





7.8 Typical Characteristics (continued)





8 Detailed Description

8.1 Overview

The TPS37-Q1 is a family of high voltage and low quiescent current reset IC with fixed threshold voltage. Voltage divider is integrated to eliminate the need for external resistors and eliminate leakage current that comes with resistor dividers. However, it can also support external resistor if required by application, the lowest threshold 800 mV (bypass internal resistor ladder) is recommenced for external resistors use case to take advantage of faster detection time and lower I_{SENSE} current.

VDD, SENSE and RESET pins can support 65 V continuous operation; both VDD and SENSE voltage levels can be independent of each other, meaning VDD pin can be connected at 2.7 V while SENSE pins are connected to a higher voltage. One thing of note, the TPS37-Q1 does not have clamps within the device so external circuits or devices must be added to limit the voltages to the absolute max limit.

Additional features include programmable sense time delay (CTS1, CTS2) and reset delay time and manual reset (CTR1 / \overline{MR} , CTR2 / \overline{MR}).

8.2 Functional Block Diagram




图 8-1. Functional Block Diagram ¹

¹ Refer to # 5 for complete list of topologies and output logic combination



8.3 Feature Description

8.3.1 Input Voltage (VDD)

VDD operating voltage ranges from 2.7 V to 65 V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a 0.1 µF capacitor between the VDD and GND.

VDD needs to be at or above V_{DD(MIN)} for at least the start-up time delay (t_{SD}) for the device to be fully functional.

VDD voltage is independent of V_{SENSE} and V_{RESET}, meaning that VDD can be higher or lower than the other

8.3.1.1 Undervoltage Lockout ($V_{POR} < V_{DD} < UVLO$)

When the voltage on VDD is less than the UVLO voltage, but greater than the power-on reset voltage (V_{POR}), the output pins will be in reset, regardless of the voltage at SENSE pins.

8.3.1.2 Power-On Reset ($V_{DD} < V_{POR}$)

When the voltage on VDD is lower than the power on reset voltage (V_{POR}), the output signal is undefined and is not to be relied upon for proper device function.




图 8-2. Power Cycle (SENSE Outside of Nominal voltage) ²

Product Folder Links: TPS37-Q1

Copyright © 2023 Texas Instruments Incorporated

² Figure assumes an external pull-up resistor is connected to the reset pin via VDD




图 8-3. Power Cycle (SENSE Within Nominal voltage) ³

³ Figure assumes an external pull-up resistor is connected to the reset pin via VDD

8.3.2 **SENSE**


The TPS37-Q1 high voltage family integrates two voltage comparators, a precision reference voltage and trimmed resistor divider. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. Device also has built-in hysteresis that provides noise immunity and ensures stable operation.

Channels are independent of each other, meaning that SENSE1 and SENSE2 and respective outputs can be connected to different voltage rails.

Although not required in most cases, for noisy applications good analog design practice is to place a 10 nF to 100 nF bypass capacitor at the SENSEx inputs in order to reduce sensitivity to transient voltages on the monitored signal. SENSE1 and SENSE2 pins can be connected directly to VDD pin.

8.3.2.1 SENSE Hysteresis

Built-in hysteresis to avoid erroneous output reset release. The hysteresis is opposite to the threshold voltage; for overvoltage options the hysteresis is subtracted from the positive threshold (V_{ITP}), for undervoltage options hysteresis is added to the negative threshold (V_{ITN}).



Product Folder Links: TPS37-Q1

表 8-1. Common Hysteresis Lookup Table

₹ 0-1. Common Trysteresis Lookup Tuble						
	TARGET	DEVICE ACTUAL HYSTERESIS OPTION				
DETECT THRESHOLD	TOPOLOGY	RELEASE VOLTAGE (V)	DEVICE ACTUAL HTSTERESIS OFTION			
18.0 V	Overvoltage	17.5 V	-3%			
18.0 V	Overvoltage	16.0 V	-11%			
17.0 V	Overvoltage	16.5 V	-3%			
16.0 V	Overvoltage	15.0 V	-6%			
15.0 V	Overvoltage	14.0 V	-7%			
6.0 V	Undervoltage	6.5 V	0.5 V			
5.5 V	Undervoltage	6 V	0.5 V			
8 V	Undervoltage	9 V	1 V			
5 V	Undervoltage	7.5 V	2.5 V			

表 8-1 shows a sample of hysteresis and voltage options for the TPS37-Q1. For threshold voltages ranging from 2.7 V to 8 V, one option is to select a fixed hysteresis value ranging from 0.5 V to 2.5 V in increments of 0.5 V. Additionally, a second option can be selected where the hysteresis value is a percentage of the threshold voltage. The percentage of voltage hysteresis ranges from 2% to 13%.

Knowing the amount of hysteresis voltage, the release voltage for the undervoltage (UV) channel is $(V_{ITN(UV)} + V_{HYS})$ and for the overvoltage (OV) channel is $(V_{ITP(OV)} - V_{HYS})$. For a visual understanding of the UV and OV release voltage, see SENSEx Undervoltage (UV) Timing Diagram and SENSEx Overvoltage (OV) Timing Diagram. The accuracy of the release voltage, or stated in the \dagger 7.5 as *Hysteresis Accuracy* is ±1.5%. Expanding what is shown in \dagger 8-1, below are a few voltage hysteresis examples that include the hysteresis accuracy:

Product Folder Links: TPS37-Q1

Undervoltage (UV) Channel

 $V_{ITN} = 0.8 V$

Voltage Hysteresis (V_{HYS}) = 5% = 40 mV

Hysteresis Accuracy = ±1.5% = 39.4 mV or 40.6 mV

Release Voltage = $V_{ITN} + V_{HYS} = 839.4 \text{ mV}$ to 840.6 mV

Overvoltage (OV) Channel

 $V_{ITP} = 8 V$

Voltage Hysteresis $(V_{HYS}) = 2 V$

Hysteresis Accuracy = ±1.5% = 1.97 V or 2.03 V

Release Voltage = V_{ITP} - V_{HYS} = 5.97 V to 6.03 V

8.3.3 Output Logic Configurations

TPS37-Q1 has two channels with separate sense pins and reset pins that can be configured independently of each other. Channel 1 is available as Open-Drain and Push-Pull while channel 2 is only available as Open-Drain topology.

The available output logic configuration combinations are shown in 表 8-2.

表 8-2. TPS37-Q1 Output Logic

DESCRIPTION	NOMENCLATURE	VAL	.UE
GPN	TPS37-Q1 (+ topology)	CHANNEL 1	CHANNEL 2
Topology (OV and UV only)	TPS37A-Q1	OV OD L	UV OD L
both channels are either OV or UV	TPS37B-Q1	OV PP H	UV OD L
UV = Undervoltage	TPS37C-Q1	OV OD L	UV OD H
OV = Overvoltage	TPS37D-Q1	OV PP H	UV OD H
PP = Push-Pull	TPS37E-Q1	OV OD H	UV OD H
OD = Open-Drain	TPS37F-Q1	OV OD H	UV OD L
L = Active low	TPS37G-Q1	OV PP L	UV OD H
H = Active high	TPS37H-Q1	OV PP L	UV OD L

8.3.3.1 Open-Drain

Open-drain output requires an external pull-up resistor to hold the voltage high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels.

To select the right pull-up resistor consider system V_{OH} and the (I_{lkq}) current provided in the electrical characteristics, high resistors values will have a higher voltage drop affecting the output voltage high. The opendrain output can be connected as a wired-AND logic with other open-drain signals such as another TPS37-Q1 open-drain output pin.

8.3.3.2 Push-Pull

Push-Pull output does not require an external resistor since is the output is internally pulled-up to VDD during V_{OH} condition and output will be connected to GND during V_{OH} condition.

8.3.3.3 Active-High (RESET)

RESET (active-high), denoted with no bar above the pin label. RESET remains low (V_{OL}, deasserted) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below:

- For undervoltage variant the SENSE voltage need to cross the lower boundary (V_{ITN}).
- For overvoltage variant the SENSE voltage needs to cross the upper boundary (VITP).

8.3.3.4 Active-Low (RESET)

RESET (active low) denoted with a bar above the pin label. RESET remains high voltage (V_{OH}, deasserted) (open-drain variant V_{OH} is measured against the pullup voltage) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below:

- For undervoltage variant the SENSE voltage need to cross the lower boundary (V_{ITN}).
- For overvoltage variant the SENSE voltage needs to cross the upper boundary (V_{ITP}).

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: TPS37-Q1

8.3.4 User-Programmable Reset Time Delay

TPS37-Q1 has adjustable reset release time delay with external capacitors. Channel timing are independent of each other.

- A capacitor in CTR1 / MR program the reset time delay of Output 1.
- A capacitor in CTR2 / MR program the reset time delay of Output 2.
- No capacitor on these pins gives the fastest reset delay time indicated in the † 7.6.

8.3.4.1 Reset Time Delay Configuration

The time delay (t_{CTR}) can be programmed by connecting a capacitor between CTR1 pin and GND, CTR2 for channel 2. In this section CTRx represent either channel 1 or channel 2.

The relationship between external capacitor C_{CTRx} EXT (typ) and the time delay t_{CTRx} (typ) is given by 方程式 1.

$$t_{\text{CTRx (typ)}} = -\ln (0.28) \times R_{\text{CTRx (typ)}} \times C_{\text{CTRx_EXT (typ)}} + t_{\text{CTRx (no cap)}}$$
(1)

 $R_{CTRx (tvp)} = is in kilo ohms (kOhms)$

 $C_{CTRx EXT (typ)}$ = is given in microfarads (μ F)

 $t_{CTRx (typ)}$ = is the reset time delay (ms)

The reset delay varies according to three variables: the external capacitor (C_{CTRx_EXT}), CTR pin internal resistance (R_{CTRx}) provided in 节 7.5, and a constant. The minimum and maximum variance due to the constant is show in 方程式 2 and 方程式 3:

$$t_{\text{CTRx (min)}} = -\ln (0.31) \times R_{\text{CTRx (min)}} \times C_{\text{CTRx_EXT (min)}} + t_{\text{CTRx (no cap (min))}}$$
(2)

$$t_{CTRx (max)} = -ln (0.25) x R_{CTRx (max)} x C_{CTRx EXT (max)} + t_{CTRx (no cap (max))}$$
(3)

The recommended maximum reset delay capacitor for the TPS37-Q1 is limited to 10 $\,\mu$ F as this ensures enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the internal circuit to trip earlier or later near the threshold. This leads to variation in time delay where it can make the delay accuracy worse in the presence of system noise.

When a voltage fault occurs, the previously charged up capacitor discharges and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay will be shorter than expected. The capacitor will begin charging from a voltage above zero and resulting in shorter than expected time delay. A larger delay capacitor can be used so long as the capacitor has enough time to fully discharge during the duration of the voltage fault. To ensure the capacitor is fully discharged, the time period or duration of the voltage fault needs to be greater than 5% of the programmed reset time delay.



8.3.5 User-Programmable Sense Delay

TPS37-Q1 has adjustable sense release time delay with external capacitors. Channel timing are independent of each other. Sense delay is used as a de-glitcher or ignoring known transients.

- A capacitor in CTS1 program the excursion detection on SENSE1.
- A capacitor in CTS2 program the excursion detection on SENSE2.
- No capacitor on these pins gives the fastest detection time indicated in the † 7.6.

8.3.5.1 Sense Time Delay Configuration

The time delay (t_{CTS}) can be programmed by connecting a capacitor between CTS1 pin and GND, CTS2 for channel 2. In this section CTSx represent either channel 1 or channel 2.R

The relationship between external capacitor C_{CTSx} EXT (typ) and the time delay t_{CTSx} (typ) is given by 方程式 4.

$$t_{\text{CTSx (typ)}} = -\ln(0.28) \times R_{\text{CTSx (typ)}} \times C_{\text{CTSx_EXT (typ)}} + t_{\text{CTSx (no cap)}}$$
(4)

 R_{CTSx} = is in kilo ohms (kOhms)

 C_{CTSX} EXT = is given in microfarads (μ F)

 t_{CTSx} = is the sense time delay (ms)

The sense delay varies according to three variables: the external capacitor (C_{CTSx_EXT}), CTS pin internal resistance (R_{CTSx}) provided in 节 7.5, and a constant. The minimum and maximum variance due to the constant is show in 方程式 5 and 方程式 6:

$$t_{\text{CTSx (min)}} = -\ln (0.31) \times R_{\text{CTSx (min)}} \times C_{\text{CTSx_EXT (min)}} + t_{\text{CTSx (no cap (min))}}$$
(5)

$$t_{\text{CTSx (max)}} = -\ln(0.25) \times R_{\text{CTSx (max)}} \times C_{\text{CTSx EXT (max)}} + t_{\text{CTSx (no cap (max))}}$$
(6)

The recommended maximum sense delay capacitor for the TPS37-Q1 is limited to 10 μ F as this ensures enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the internal circuit to trip earlier or later near the threshold. This leads to variation in time delay where it can make the delay accuracy worse in the presence of system noise.

When a voltage fault occurs, the previously charged up capacitor discharges and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay will be shorter than expected. The capacitor will begin charging from a voltage above zero and resulting in shorter than expected time delay. A larger delay capacitor can be used so long as the capacitor has enough time between fault events to fully discharge during the duration of the voltage fault. To ensure the capacitor is fully discharged, the time period or time duration between fault events needs to be greater than 10% of the programmed sense time delay.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SNVSBD9

8.3.6 Manual RESET (CTR1 / MR) and (CTR2 / MR) Input

The manual reset input allows a processor or other logic circuits to initiate a reset. In this section \overline{MR} is a generic reference to (CTR1 / \overline{MR}) and (CTR2 / \overline{MR}). A logic low on \overline{MR} causes $\overline{RESET1}$ to assert on reset output. After \overline{MR} is left floating, $\overline{RESET1}$ will release the reset if the voltage at SENSE1 pin is at nominal voltage. \overline{MR} should not be driven high, this pin should be left floating or connected to a capacitor to GND, this pin can be left unconnected if is not used.

If the logic driving the \overline{MR} cannot tri-state (floating and GND) then a logic-level FET should be used as illustrated in $\boxed{8}$ 8-8.




图 8-8. Manual Reset Implementation




图 8-9. Manual Reset Timing Diagram

表 8-3. MR Functional Table

MR	SENSE ON NOMINAL VOLTAGE	RESET STATUS
Low	Yes	Reset asserted
Floating	Yes	Fast reset release when SENSE voltage goes back to nominal voltage
Capacitor	Yes	Programmable reset time delay
High	Yes	NOT Recommended



9 Device Functional Modes

表 9-1. Undervoltage Detect Functional Mode Truth Table

	**					
	S	ENSE			OUTPUT (2)	
DESCRIPTION	PREVIOUS CONDITION	CURRENT CONDITION	CTR ⁽¹⁾ / MR PIN	VDD PIN	(RESET PIN)	
Normal Operation	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High	
Undervoltage Detection	SENSE > V _{ITN(UV)}	SENSE < V _{ITN(UV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low	
Undervoltage Detection	SENSE < V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low	
Normal Operation	SENSE < V _{ITN(UV)}	SENSE > V _{ITN(UV)} + HYS	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High	
Manual Reset	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Low	$V_{DD} > V_{DD(MIN)}$	Low	
UVLO Engaged	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	$V_{POR} < V_{DD} < V_{DD(MIN)}$	Low	
Below V _{POR} , Undefined Output	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	V _{DD} < V _{POR}	Undefined	

- (1) Reset time delay is ignored in the truth table.
- (2) Open-drain active low output requires an external pull-up resistor to a pull-up voltage.

表 9-2. Overvoltage Detect Functional Mode Truth Table

	-pc	atti iabio			
	S	ENSE			OUTPUT (2)
DESCRIPTION	PREVIOUS CONDITION	CURRENT CONDITION	CTR ⁽¹⁾ / MR PIN	VDD PIN	(RESET PIN)
Normal Operation	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High
Overvoltage Detection	SENSE < V _{ITN(OV)}	SENSE > V _{ITN(OV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low
Overvoltage Detection	SENSE > V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low
Normal Operation	SENSE > V _{ITN(OV)}	SENSE < V _{ITN(OV)} - HYS	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High
Manual Reset	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Low	$V_{DD} > V_{DD(MIN)}$	Low
UVLO Engaged	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	V _{POR} < V _{DD} < UVLO	Low
Below V _{POR} , Undefined Output	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	V _{DD} < V _{POR}	Undefined

Product Folder Links: TPS37-Q1

- (1) Reset time delay is ignored in the truth table.
- (2) Open-drain active low output requires an external pull-up resistor to a pull-up voltage.

Copyright © 2023 Texas Instruments Incorporated

10 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

10.1 Adjustable Voltage Thresholds

方程式 7 illustrates an example of how to adjust the voltage threshold with external resistor dividers. The resistors can be calculated depending on the desired voltage threshold and device part number. TI recommends using the 0.8 V voltage threshold device when using an adjustable voltage variant. This variant bypasses the internal resistor ladder.

$$V_{SENSE2} = V_{MON-} \times (R_2 \div (R_1 + R_2))$$
 (7)

$$R_1 = (V_{MON-} - V_{SENSE2}) \div I_{R1}$$
 (8)

$$I_{R1} = I_{R2} = V_{SENSE2} \div R_2$$
 (9)

Substituting 方程式 9 into 方程式 8 and solving for R_1 in 方程式 7, R_1 = 125k Ω . The TPS37A010122DSKRQ1 is typically meant to monitor a 0.8 V rail with ±2% voltage threshold hysteresis. For the reset signal to become deasserted, V_{MON} would need to go above V_{IT-} + V_{HYS} . For this example, V_{MON} = 11.016 V when the reset signal becomes deasserted.

There are inaccuracies that must be taken into consideration while adjusting voltage thresholds. Aside from the tolerance of the resistor divider, there is an internal resistance of the SENSE pin that may affect the accuracy of the resistor divider. Although expected to be very high impedance, users are recommended to calculate the values for the design specifications. The internal SENSE resistance R_{SENSE} can be calculated by the SENSE voltage V_{SENSE} divided by the SENSE current I_{SENSE} as shown in 500 5000

$$I_{SENSE} = [(V_{MON} - V_{SENSE}) \div R_1] - (V_{SENSE} \div R_2)$$

$$(10)$$

$$R_{SENSE} = V_{SENSE} \div I_{SENSE} \tag{11}$$




图 10-1. Adjustable Voltage Threshold with External Resistor Dividers

Product Folder Links: TPS37-Q1

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



10.2 Application Information

The following sections describe in detail how to properly use this device, depending on the requirements of the final application.

10.3 Typical Application

10.3.1 Design 1: Automotive Off-Battery Monitoring

The initial power stage in automotive applications starts with the 12 V battery. Variation of the battery voltage is common between 9 V and 16 V. Furthermore, if cold-cranking and load dump conditions are considered, voltage transients can occur as low as 3 V and as high as 42 V. In this design example, we are highlighting the ability for low power, direct off-battery voltage supervision. 10-2 illustrates an example of how the TPS37-Q1 is monitoring the battery voltage while being powered by it, as well. For more information, read this application report on how to achieve low IQ voltage supervision in automotive, wide-VIN applications.




图 10-2. Fast Start Window Supervisor with Direct Off-Battery Monitoring

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SNVSBD9

10.3.1.1 Design Requirements

This design requires voltage supervision on a 12 V power supply voltage rail with possibility of the 12 V rail rising up as high as 42 V. The undervoltage fault occurs when the power supply voltage drops below 7.7 V.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Power Rail Voltage Supervision	Monitor 12-V power supply for undervoltage condition, trigger a undervoltage fault at 7.7 V.	TPS37-Q1 provides voltage monitoring with 1.5% max accuracy with adjustable/non-adjustable variations.
Maximum Input Power	Operate with power supply input up to 42 V.	The TPS37-Q1 can support a VDD of up to 65 V.
Output logic voltage	Open-Drain Output Topology	An open-drain output is recommended to provide the correct reset signal, but a push-pull can also be used.
Maximum system current consumption	2 μA max when power supply is at 12 V typical	TPS37-Q1 allows for I _Q to remain low with support of up to 65 V. This allows for no external resistor divider to be required.
Voltage Monitor Accuracy	Maximum voltage monitor accuracy of 1.5%.	The TPS37-Q1 has 1.5% maximum voltage monitor accuracy.
Delay when returning from fault condition	RESET delay of at least 12.8 ms when returning from a undervoltage fault.	C _{CTR} = 10 nF sets 12.8 ms delay

10.3.1.2 Detailed Design Procedure

The primary advantage of this application is being able to directly monitor a voltage on an automotive battery without needing external resistor dividers on the SENSEx inputs. This keeps the overall I_Q of the design low while still achieving the desired rail monitoring.

To use this configuration, the specific voltage threshold variation of the device must be chosen according to the application. In this configuration, the '77' variation must be chosen for 7.7 V as shown in $\frac{1}{2}$ 11-1.

The device being able to handle 65 V on VDD means the monitored voltage rail can go as high as 42 V for the application transients and not violate the recommended maximum for the supervisor as it usually would. This is useful when monitoring a voltage rail that has a wide range that may go much higher than the nominal rail voltage such as in this case. Good design practice recommends using a $0.1~\mu F$ capacitor on the VDD pin and this capacitance may need to increase if using an adjustable version with a resistor divider.



10.3.1.3 Application Curves




图 10-3. Undervoltage Reset Waveform




图 10-4. Undervoltage Recovery Waveform

10.4 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range between 1.4 V (V_{POR}) to 65 V (max operation). Good analog design practice recommends placing a minimum 0.1 μ F ceramic capacitor as near as possible to the VDD pin.

10.4.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum continuous allowable power dissipation for the device in a given package can be calculated using 方程式 12:

$$P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta JA})$$

$$(12)$$

The actual power being dissipated in the device can be represented by 方程式 13:

$$P_{D} = V_{DD} \times I_{DD} + p_{RESET}$$
 (13)

p_{RESET} is calculated by 方程式 14 or 方程式 15

$$p_{RESET (PUSHPULL)} = VDD - V_{RESET} \times I_{RESET}$$
 (14)

$$p_{RESET (OPEN-DRAIN)} = V_{RESET} \times I_{RESET}$$
 (15)

方程式 12 and 方程式 13 establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation (P_D) and/or excellent package thermal resistance ($R_{\theta JA}$) is present, the maximum ambient temperature (T_{A-MAX}) may be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature (T_{A-MAX}) may have to be de-rated. T_{A-MAX} is dependent on the maximum operating junction temperature ($T_{J-MAX-OP}$ = 125°C), the maximum allowable power dissipation in the device package in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application ($R_{\theta JA}$), as given by \mathcal{F} 程式 16:

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX}))$$
(16)

10.5 Layout

10.5.1 Layout Guidelines

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a
 greater than 0.1 μF ceramic capacitor as near as possible to the VDD pin.
- To further improve the noise immunity on the SENSEx pins, placing a 10 nF to 100 nF capacitor between the SENSEx pins and GND can reduce the sensitivity to transient voltages on the monitored signal.
- If a capacitor is used on CTS1, CTS2, CTR1, or CTR2, place these components as close as possible to the respective pins. If the capacitor adjustable pins are left unconnected, make sure to minimize the amount of parasitic capacitance on the pins to less than 5 pF.
- For open-drain variants, place the pull-up resistors on RESET1 and RESET2 pins as close to the pins as possible.
- When laying out metal traces, separate high voltage traces from low voltage traces as much as possible. If high and low voltage traces need to run close by, spacing between traces should be greater than 20 mils

Product Folder Links: TPS37-Q1

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback




(0.5 mm).

 Do not have high voltage metal pads or traces closer than 20 mils (0.5 mm) to the low voltage metal pads or traces.

10.5.2 Layout Example

The DSK layout example in

10-5 shows how the TPS37-Q1 is laid out on a printed circuit board (PCB) with user-defined delays.




Vias used to connect pins for application-specific connections

图 10-5. TPS37-Q1 DSK Package Recommended Layout

Product Folder Links: TPS37-Q1

Copyright © 2023 Texas Instruments Incorporated

The DYY layout example in \(\begin{aligned} \text{10-6} shows how the TPS37-Q1 is laid out on a printed circuit board (PCB) with user-defined delays.



Vias used to connect pins for application-specific connections

图 10-6. TPS37-Q1 DYY Package Recommended Layout

10.5.3 Creepage Distance

Per IEC 60664 Creepage is the shortest distance between two conductive parts or as shown in 图 10-7 the distance between high voltage conductive parts and grounded parts, the floating conductive part is ignored and subtracted from the total distance.




图 10-7. Creepage Distance

Product Folder Links: TPS37-Q1

图 10-7 details:

- A = Left pins (high voltage)
- B = Central pad (not internally connected, can be left floating or connected to GND)
- C = Right pins (low voltage)
- Creepage distance = a + b



11 Device and Documentation Support

11.1 Device Nomenclature

5 shows how to decode the function of the device based on its part number

表 11-1 shows TPS37-Q1 possible voltage options per channel. Contact TI sales representatives or on TI's E2E forum for details and availability of other options; minimum order quantities apply.

表 11-1. Voltage Options

	100 mV	100 mV STEPS		400 mV	STEPS	500 mV	STEPS	1 V STEPS	
NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS
01	800 mV (divider bypass)	70	7.0 V	Α0	10.4 V	D0	20.5 V	F0	31.0 V
27	2.7 V	71	7.1 V	A1	10.8 V	D1	21.0 V	F1	32.0 V
28	2.8 V	72	7.2 V	A2	11.2 V	D2	21.5 V	F2	33.0 V
29	2.9 V	73	7.3 V	А3	11.6 V	D3	22.0 V	F3	34.0 V
30	3.0 V	74	7.4 V	A4	12.0 V	D4	22.5 V	F4	35.0 V
31	3.1 V	75	7.5 V	A 5	12.4 V	D5	23.0 V	F5	36.0 V
32	3.2 V	76	7.6 V	A6	12.8 V	D6	23.5 V		
33	3.3 V	77	7.7 V	A 7	13.2 V	D7	24.0 V		
34	3.4 V	78	7.8 V	A8	13.6 V	D8	24.5 V		
35	3.5 V	79	7.9 V	A9	14.0 V	D9	25.0 V		
36	3.6 V	80	8.0 V	В0	14.4 V	E0	25.5 V		
37	3.7 V	81	8.1 V	B1	14.8 V	E1	26.0 V		
38	3.8 V	82	8.2 V	B2	15.2 V	E2	26.5 V		
39	3.9 V	83	8.3 V	В3	15.6 V	E3	27.0 V		
40	4.0 V	84	8.4 V	B4	16.0 V	E4	27.5 V		
41	4.1 V	85	8.5 V	B5	16.4 V	E5	28.0 V		
42	4.2 V	86	8.6 V	В6	16.8 V	E6	28.5 V		
43	4.3 V	87	8.7 V	B7	17.2 V	E7	29.0 V		
44	4.4 V	88	8.8 V	B8	17.6 V	E8	29.5 V		
45	4.5 V	89	8.9 V	В9	18.0 V	E9	30.0 V		
46	4.6 V	90	9.0 V	C0	18.4 V				
47	4.7 V	91	9.1 V	C1	18.8 V				
48	4.8 V	92	9.2 V	C2	19.2 V				
49	4.9 V	93	9.3 V	C3	19.6 V				
50	5.0 V	94	9.4 V	C4	20.0 V				
51	5.1 V	95	9.5 V						
52	5.2 V	96	9.6 V						
53	5.3 V	97	9.7 V						
54	5.4 V	98	9.8 V						
55	5.5 V	99	9.9 V						
56	5.6 V	00	10.0 V						
57	5.7 V								
58	5.8 V								
59	5.9 V								
60	6.0 V								

Product Folder Links: TPS37-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

表 11-1. Voltage Options (continued)

	100 mV STEPS				STEPS		STEPS	1 V STEPS	
NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS						
61	6.1 V								
62	6.2 V								
63	6.3 V								
64	6.4 V								
65	6.5 V								
66	6.6 V								
67	6.7 V								
68	6.8 V								
69	6.9 V								

11.2 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

Product Folder Links: TPS37-Q1

11.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

www.ti.com

1-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS37A010122DSKRQ1	Active	Production	SON (DSK) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2KDL
TPS37A010122DSKRQ1.A	Active	Production	SON (DSK) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2KDL
TPS37A010122DYYRQ1	Active	Production	SOT-23-THIN (DYY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	37A010122Q
TPS37A010122DYYRQ1.A	Active	Production	SOT-23-THIN (DYY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	37A010122Q
TPS37A372922DYYRQ1	Active	Production	SOT-23-THIN (DYY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	37A372922Q
TPS37A372922DYYRQ1.A	Active	Production	SOT-23-THIN (DYY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	37A372922Q
TPS37A382828DYYRQ1	Active	Production	SOT-23-THIN (DYY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	37A382828Q
TPS37A543222DSKRQ1	Active	Production	SON (DSK) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2KFL
TPS37A543222DSKRQ1.A	Active	Production	SON (DSK) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2KFL
TPS37AB7806FDSKRQ1	Active	Production	SON (DSK) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2PRL
TPS37AB7806FDSKRQ1.A	Active	Production	SON (DSK) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2PRL
TPS37AC495A7DYYRQ1	Active	Production	SOT-23-THIN (DYY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	37AC495A7Q
TPS37EE4554FDSKRQ1	Active	Production	SON (DSK) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	32JL
TPS37EE4554FDSKRQ1.A	Active	Production	SON (DSK) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	32JL

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 1-Nov-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS37-Q1:

Catalog: TPS37

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product



www.ti.com 2-Nov-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS37A010122DSKRQ1	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS37A010122DYYRQ1	SOT-23- THIN	DYY	14	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TPS37A372922DYYRQ1	SOT-23- THIN	DYY	14	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TPS37A382828DYYRQ1	SOT-23- THIN	DYY	14	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TPS37A543222DSKRQ1	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS37AB7806FDSKRQ1	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS37AC495A7DYYRQ1	SOT-23- THIN	DYY	14	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TPS37EE4554FDSKRQ1	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2



www.ti.com 2-Nov-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS37A010122DSKRQ1	SON	DSK	10	3000	210.0	185.0	35.0
TPS37A010122DYYRQ1	SOT-23-THIN	DYY	14	3000	336.6	336.6	31.8
TPS37A372922DYYRQ1	SOT-23-THIN	DYY	14	3000	336.6	336.6	31.8
TPS37A382828DYYRQ1	SOT-23-THIN	DYY	14	3000	336.6	336.6	31.8
TPS37A543222DSKRQ1	SON	DSK	10	3000	210.0	185.0	35.0
TPS37AB7806FDSKRQ1	SON	DSK	10	3000	210.0	185.0	35.0
TPS37AC495A7DYYRQ1	SOT-23-THIN	DYY	14	3000	336.6	336.6	31.8
TPS37EE4554FDSKRQ1	SON	DSK	10	3000	210.0	185.0	35.0

2.5 x 2.5 mm, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4225304/A



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AB



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月