





#### **TPS3430-Q1**

ZHCSIK1A - JULY 2018 - REVISED SEPTEMBER 2021

# 具有可编程复位延迟功能的 TPS3430-Q1 汽车类窗口看门狗计时器

# 1 特性

- 符合面向汽车应用的 AEC-Q100 标准:
  - 器件温度等级 1: 40°C 至 +125℃ 的工作环 境温度范围
- 提供功能安全

**TEXAS** 

INSTRUMENTS

- 可帮助进行功能安全系统设计的文档
- 出厂编程的精密看门狗计时器:
  - 可在 25°C 下实现 ±2.5% 的看门狗超时和看门狗 复位延迟精度 (典型值)
- 看门狗禁用功能
- 用户可编程看门狗超时 •
- 用户可编程看门狗复位延迟 •
- 输入电压范围: VDD = 1.6V 至 6.5V
- 低电源电流: I<sub>DD</sub> = 10µA(典型值)
- 开漏输出
- 小型 3mm × 3mm 10 引脚 VSON 封装
- 工作结温范围:
  - 40°C 至 +125°C

# 2 应用

- 汽车远程信息处理控制单元
- 驾驶辅助 ECU
- 汽车前置摄像机
- 汽车网关
- ٠ 电池管理系统 (BMS)
- 汽车显示模块
- 售后市场远程信息处理

# 3 说明

TPS3430-Q1 是一款具有可编程看门狗窗口和可编程 看门狗复位延迟的独立汽车类窗口看门狗计时器,适用 于汽车应用。TPS3430-Q1 窗口看门狗可实现 2.5% 的 计时精度(25℃时的典型值),而且可通过出厂编程 的默认延迟设置来设置看门狗输出 (WDO) 复位延迟, 或通过外部电容器进行编程。在开发过程中或上电期 间,可以通过 SET 引脚将监视器禁用,从而避免出现 不必要的监视器超时。


TPS3430-Q1 采用小型 3.00mm ×


3.00mm 10 引脚 VSON 封装。TPS3430-Q1 具有可湿 性侧面,可轻松进行光学检查。

器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值)
TPS3430-Q1	VSON (10)	3.00mm × 3.00mm

如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 (1)附录。









# **Table of Contents**

1	特性	1
	应用	
	说明	
	Revision History	
	Pin Configuration and Functions	
	Pin Functions	4
6	Specifications	5
	6.1 Absolute Maximum Ratings	5
	6.2 ESD Ratings	5
	6.3 Recommended Operating Conditions	5
	6.4 Thermal Information	6
	6.5 Electrical Characteristics	
	6.6 Timing Requirements	7
	6.7 Timing Diagrams	
	6.8 Typical Characteristics1	0
7	Detailed Description1	11
	7.1 Overview1	11
	7.2 Functional Block Diagrams 1	
	7.3 Feature Description1	1

16
17
17
<mark>21</mark>
28
29
<mark>29</mark>
<mark>29</mark>
30
30
30
30
30
30
30
30

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

CI	nanges from Revision * (July 2018) to Revision A (September 2021)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	删除了"可在工作温度范围内实现 ±15% 的监视器超时和监视器复位延迟精度"	1
•	添加了"提供功能安全"要点	1
•	更新了具有网络链接的"应用"部分	1
•	删除了"15% 计时精度(-40℃ 至 +125℃"	1
•	添加了"TPS3430-Q1 具有可湿性侧面,可轻松进行光学检查。"	1
•	Updated ESD Ratings	5
•	Updated I <sub>CWD</sub> min and max spec	6
•	Updated V <sub>CWD</sub> min and max spec	<mark>6</mark>
•	Added a footnote to for t <sub>INIT</sub>	<b>7</b>
•	Changed minimum and maximum specifications of 2nd, 5th, 6th, and 8th rows of t <sub>WDL</sub> parameter	7
•	Changed minimum and maximum specifications of 2nd and last rows of t <sub>WDU</sub> parameter	7
•	Changed minimum and maximum specifications for NC SETx 01 setting for both upper and lower watch	dog
	boundaries, 10 k $\Omega$ to VDD SETx 00 and 01 settings for lower watchdog boundary, and 10 k $\Omega$ to VDD S	
	11 setting for both upper and lower watchdog boundaries in Factory-Programmed Watchdog Timing tab	
•	Updated t <sub>WDU</sub> min and max values for all capacitors	19
•	Updated t <sub>WDU</sub> min and max boundry values from 0.85 and 1.15 to 0.905 and 1.095 respectively	19
•	Updated t <sub>WDU</sub> min and max values for all capacitors	
•	Updated t <sub>WDU</sub> min and max boundry values from 0.85 and 1.15 to 0.905 and 1.095 respectively	20



# **5** Pin Configuration and Functions




图 5-1. DRC Package 3-mm × 3-mm VSON-10 Top View

表 5-1. Pin Functions

PI	N	1/0	DESCRIPTION
NAME	NO.	"0	DESCRIPTION
VDD1	1	I	Supply voltage pin. For noisy systems, connecting a 0.1-µF bypass capacitor is recommended.
CWD	2	I	Programmable watchdog timeout input. Watchdog timeout is set by connecting a capacitor between this pin and ground. Furthermore, this pin can also be connected by a 10-k $\Omega$ resistor to VDD, or leaving unconnected (NC) further enables the selection of the preset watchdog timeouts; see the $\#$ 6.6 table. When using a capacitor, the TPS3430-Q1 determines the window watchdog upper boundary with 方程式 4. The lower watchdog boundary is set by the SET pins, see 表 8-7 and the $\#$ 8.1.2 section for additional information.
SET0	3	I	Logic input. SET0, SET1, and CWD select the watchdog window ratios, timeouts, and disable the watchdog; see the $\frac{17}{6.6}$ table.
CRST4IProgrammable watchdog reset delay pin. Connect a capacitor between this pin and GND to program the watchdog reset delay period. This pin can also be connected by a 10-k Ω pull-up resistor to VDD, or left unconnected (NC) for various factory programmed watchdog reset delay options; see the #8.1.1 section When using an external capacitor, use 方程式 1 to determine the watchdog reset delay.			
GND	5	—	Ground pin
SET1	T1 6 I Logic input. SET0, SET1, and CWD select the watchdog window ratios, timeouts, and disable the watchdog see the $\# 6.6$ table.		Logic input. SET0, SET1, and CWD select the watchdog window ratios, timeouts, and disable the watchdog; see the $\#$ 6.6 table.
WDI	7	I	Watchdog input. A falling transition (edge) must occur at this pin within the watchdog timeout between the lower ( $t_{WDL(max)}$ ) and upper ( $t_{WDU(min)}$ ) window boundaries in order for WDO to not assert. During power up, all pulses to WDI are ignored before $t_{RST}$ expires and the watchdog is disabled. When the watchdog is not in use, the SET pins can be used to disable the watchdog. The input at WDI is ignored when WDO is low (asserted) and also when the watchdog is disabled. If the watchdog is disabled, then WDI cannot be left unconnected and must be driven to either VDD or GND.
WDO	8	0	Watchdog open-drain active-low output. Connect $\overline{WDO}$ with a 1-k $\Omega$ to 100-k $\Omega$ resistor to VDD or another power supply. WDO goes low (asserts) when a watchdog timeout occurs. When a watchdog timeout occurs, WDO goes low (asserts) for the set WDO reset delay (t <sub>RST</sub> ). When the watchdog is disabled, WDO remains logic high regardless of WDI.
NC	9	NC	This pin is no-connect and should be left floating.
VDD2	10	I	Connect this pin to VDD1. The device will not function properly if VDD1 and VDD2 are not externally connected.
Thermal pa	ad	—	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.



### **Pin Functions**

PI	N	1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
VDD1	1	I	Supply voltage pin. For noisy systems, connecting a 0.1-µF bypass capacitor is recommended.				
CWD	2	I	Programmable watchdog timeout input. Watchdog timeout is set by connecting a capacitor between this pin and ground. Furthermore, this pin can also be connected by a 10-k $\Omega$ resistor to VDD, or leaving unconnected (NC) further enables the selection of the preset watchdog timeouts; see the $\#$ 6.6 table. When using a capacitor, the TPS3430-Q1 determines the window watchdog upper boundary with 方程式 4. The lower watchdog boundary is set by the SET pins, see 表 8-7 and the $\#$ 8.1.2 section for additional information.				
SET0	3	I	Logic input. SET0, SET1, and CWD select the watchdog window ratios, timeouts, and disable the watchdog; see the #6.6 table.				
CRST	4	I	Programmable watchdog reset delay pin. Connect a capacitor between this pin and GND to program the watchdog reset delay period. This pin can also be connected by a 10-k $\Omega$ pull-up resistor to VDD, or left unconnected (NC) for various factory programmed watchdog reset delay options; see the #8.1.1 section. When using an external capacitor, use 方程式 1 to determine the watchdog reset delay.				
GND	5	— Ground pin					
SET1 6 I		I	Logic input. SET0, SET1, and CWD select the watchdog window ratios, timeouts, and disable the watchdog; see the $\#$ 6.6 table.				
WDI	7	I	Watchdog input. A falling transition (edge) must occur at this pin within the watchdog timeout between the lower $(t_{WDL(max)})$ and upper $(t_{WDU(min)})$ window boundaries in order for $\overline{WDO}$ to not assert. During power up, all pulses to WDI are ignored before $t_{RST}$ expires and the watchdog is disabled. When the watchdog is not in use, the SET pins can be used to disable the watchdog. The input at WDI is ignored when $\overline{WDO}$ is low (asserted) and also when the watchdog is disabled. If the watchdog is disabled, then WDI cannot be left unconnected and must be driven to either VDD or GND.				
WDO 8 O		0	Watchdog open-drain active-low output. Connect $\overline{WDO}$ with a 1-k $\Omega$ to 100-k $\Omega$ resistor to VDD or another power supply. $\overline{WDO}$ goes low (asserts) when a watchdog timeout occurs. When a watchdog timeout occurs, $\overline{WDO}$ goes low (asserts) for the set $\overline{WDO}$ reset delay (t <sub>RST</sub> ). When the watchdog is disabled, $\overline{WDO}$ remains logic high regardless of WDI.				
NC	9	NC	This pin is no-connect and should be left floating.				
VDD2	10	I	Connect this pin to VDD1. The device will not function properly if VDD1 and VDD2 are not externally connected.				
Thermal pac	1	—	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.				



# **6** Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage range	VDD1, VDD2	- 0.3	7	V
Output voltage range	WDO	- 0.3	7	V
Voltago rangoo	SET0, SET1, WDI,	- 0.3	7	V
Voltage ranges	CWD, CRST	- 0.3	VDD + 0.3 <sup>(3)</sup>	v
Output pin current	WDO		±20	mA
Input current (all pins)			±20	mA
Continuous total power dissipation		See	See 节 6.4	
	Operating junction, T <sub>J</sub> <sup>(2)</sup>	- 40	150	
Temperature	Operating free-air temperature, $T_A$ <sup>(2)</sup>	- 40	150	°C
	Storage, T <sub>stg</sub>	- 65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2)  $T_J = T_A$  as a result of the low dissipated power in this device.
- (3) The absolute maximum rating is V<sub>DD</sub> + 0.3 V or 7.0 V, whichever is smaller.

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±4000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD1, VDD2	Supply pin voltage	1.6		6.5	V
V <sub>SET0</sub>	SET0 pin voltage	0		6.5	V
V <sub>SET1</sub>	SET1 pin voltage	0		6.5	V
C <sub>CRST</sub>	WD reset delay capacitor	0.1 <sup>(1)</sup>		1000 <sup>(1)</sup>	nF
R <sub>CRST</sub>	Pull-up resistor to VDD	9	10	11	kΩ
C <sub>CWD</sub>	Watchdog timing capacitor	0.1 <sup>(2)</sup>		1000 <sup>(2)</sup>	nF
CWD	Pull-up resistor to VDD	9	10	11	kΩ
R <sub>PU</sub>	Pull-up resistor, WDO	1	10	100	kΩ
I <sub>WDO</sub>	Watchdog output current			10	mA
TJ	Junction Temperature	- 40		125	°C

(1) Using a C<sub>CRST</sub> capacitor of 0.1 nF or 1000 nF gives a reset delay of 703 µs or 3.22 seconds, respectively.

(2) Using a C<sub>CWD</sub> capacitor of 0.1 nF or 1000 nF gives a t<sub>WDU(typ)</sub> of 62.74 ms or 77.45 seconds, respectively.



### **6.4 Thermal Information**

		TPS3430-Q1	
	THERMAL METRIC <sup>(1)</sup>	DRC (VSON)	UNIT
		10 PINS	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	47.6	
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	52.4	
R <sub>0 JB</sub>	Junction-to-board thermal resistance	22.3	°C 11/
ΨJT	Junction-to-top characterization parameter	1.4	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	22.4	
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	4.4	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application (1) report, SPRA953.

### **6.5 Electrical Characteristics**

at 1.6 V  $\leq$  V<sub>DD</sub>  $\leq$  6.5 V over the operating temperature range of  $-40^{\circ}C \leq T_J \leq +125^{\circ}C$  (unless otherwise noted); typical values are at T<sub>J</sub> = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GENERAL C	HARACTERISTICS					
VDD1,VDD2 (1) (3)	Supply voltage		1.6		6.5	V
I <sub>DD</sub>	Supply current			10	19	μA
V <sub>POR</sub> <sup>(2)</sup>	Power-on reset voltage	V <sub>OL(MAX)</sub> = 0.25 V			0.8	V
I <sub>CRST</sub>	CRST pin charge current	CRST = 0.5 V	337	375	413	nA
V <sub>CRST</sub>	CRST pin threshold voltage		1.192	1.21	1.228	V
WINDOW WA	TCHDOG FUNCTION		1		1	
I <sub>CWD</sub>	CWD pin charge current	CWD = 0.5 V	347	375	403	nA
V <sub>CWD</sub>	CWD pin threshold voltage		1.196	1.21	1.224	V
V <sub>OL</sub>	WDO output low	VDD = 5 V, I <sub>SINK</sub> = 3 mA			0.4	V
I <sub>D</sub>	WDO output leakage current	VDD = 1.6 V, V <sub>WDO</sub> = 6.5 V			1	μA
V <sub>IL</sub>	Low-level input voltage (SET0, SET1)				0.25	V
V <sub>IH</sub>	High-level input voltage (SET0, SET1)		0.8			V
V <sub>IL(WDI)</sub>	WDO output low				0.3 × V <sub>DD</sub>	V
V <sub>IH(WDI)</sub>	WDO output leakage current		0.8 × V <sub>DD</sub>			V

When V<sub>DD</sub> falls below V<sub>UVLO</sub>, WDI is ignored
 When V<sub>DD</sub> falls below V<sub>POR</sub>, WDO is undefined.
 During power-on, V<sub>DD</sub> must be a minimum 1.6 V for at least 300 μs.



### 6.6 Timing Requirements

at 1.6 V  $\leq$  V<sub>DD</sub>  $\leq$  6.5 V over the operating temperature range of  $-40^{\circ}C \leq T_A$ ,  $T_J \leq +125^{\circ}C$  (unless otherwise noted); the open-drain pullup resistors are 10 k  $_{\Omega}$  for each output; typical values are at  $T_J = 25^{\circ}C$ 

			MIN	TYP	MAX	UNIT
GENERA	_					
t <sub>INIT</sub>	CWD, CRST pin evaluation	period <sup>(1)</sup>		381		μs
t <sub>SET</sub>	Time required between chan	ging SET0 and SET1 pins		500		μs
	SET0, SET1 pin setup time			1		μs
	Startup delay <sup>(3)</sup>			300		μs
DELAY FI	JNCTION				·	
t	Watchdog reset delay	CRST = NC	170	200	230	ms
RST	Watchdog reset delay	CRST = 10 k $\Omega$ to VDD	8.5	10	11.5	ms
WINDOW	WATCHDOG FUNCTION				·	
	Window watchdog ratio of	CWD = programmable, SET0 = 0, SET1 = $0^{(2)}$		1/8		
WD ratio	lower boundary to upper	CWD = programmable, SET0 = 1, SET1 = $1^{(2)}$		1/2		
	boundary	CWD = programmable, SET0 = 0, SET1 = $1^{(2)}$ (4)		3/4		
	Window watchdog lower boundary	CWD = NC, SET0 = 0, SET1 = 0	19.1	22.5	25.9	ms
		CWD = NC, SET0 = 0, SET1 = 1	1.48	1.85	2.22	ms
		CWD = NC, SET0 = 1, SET1 = 0	Watchdog disabled			
		CWD = NC, SET0 = 1, SET1 = 1	680	800	920	ms
t <sub>WDL</sub>		CWD = 10 k $\Omega$ to VDD, SET0 = 0, SET1 = 0	7.65	9.0	10.35	ms
		CWD = 10 k $\Omega$ to VDD, SET0 = 0, SET1 = 1	7.65	9.0	10.35	ms
		CWD = 10 k $\Omega$ to VDD, SET0 = 1, SET1 = 0	Watchdog disabled			
		CWD = 10 k $\Omega$ to VDD, SET0 = 1, SET1 = 1	1.48	1.85	2.22	ms
		CWD = NC, SET0 = 0, SET1 = 0	46.8	55.0	63.3	ms
		CWD = NC, SET0 = 0, SET1 = 1	23.375	27.5	31.625	ms
		CWD = NC, SET0 = 1, SET1 = 0		Watchdog	disabled	
	Window watchdog upper	CWD = NC, SET0 = 1, SET1 = 1	1360	1600	1840	ms
t <sub>WDU</sub>	boundary	CWD = 10 k $\Omega$ to VDD, SET0 = 0, SET1 = 0	92.7	109.0	125.4	ms
		CWD = 10 k Ω to VDD, SET0 = 0, SET1 = 1	165.8	195.0	224.3	ms
		CWD = $10 \text{ k} \Omega$ to VDD, SET0 = 1, SET1 = 0		Watchdog	disabled	
		CWD = 10 kΩ to VDD, SET0 = 1, SET1 = 1	9.35	11.0	12.65	ms
WD-setup	Setup time required for device	e to respond to changes on WDI after being enabled		150		μs
	Minimum WDI pulse duration	1		50		ns
t <sub>WD-del</sub>	WDI to WDO delay			50		ns

(1) Refer to # 8.1.2.2


(2) 0 refers to VSET  $\leq$  VIL, 1 refers to VSET  $\geq$  VIH.

(3) During power-on, VDD must be a minimum 1.6 V for at least 300 µs

(4) If this watchdog ratio is used, then tWDL(max) can overlap tWDU(min).



### 6.7 Timing Diagrams



A. See 6-2 for WDI timing requirements.

图 6-1. Timing Diagram





图 6-2. TPS3430-Q1 Window Watchdog Timing










### 6.8 Typical Characteristics

all curves are taken at  $T_A$  = 25°C with 1.6 V  $\leq V_{DD} \leq$  6.5 V (unless otherwise noted)






# 7 Detailed Description

### 7.1 Overview

The TPS3430-Q1 is a high-accuracy programmable window watchdog timer with watchdog disable feature that achieves 15% watchdog timing accuracy over the specified temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

### 7.2 Functional Block Diagrams



A. VDD1 and VDD2 are not internally connected and must be connected externally for the device to function.

#### 图 7-1. TPS3430 Block Diagram

#### 7.3 Feature Description

#### 7.3.1 CRST

The CRST pin provides the user the functionality of both high-precision, factory-programmed watchdog reset delay timing options and user-programmable watchdog reset delay timing. The CRST pin can be pulled up to VDD through a resistor, have an external capacitor to ground, or can be left unconnected. The configuration of the CRST pin is re-evaluated by the device every time the voltage on VDD comes up. The pin evaluation is controlled by an internal state machine that determines which option is connected to the CRST pin. The sequence of events takes 381  $\mu$  s (t<sub>INIT</sub>) to determine if the CRST pin is left unconnected, pulled up through a resistor, or connected to a capacitor. If the CRST pin is being pulled up to VDD, then a

10-k  $\Omega\,$  pull-up resistor is required.

#### 7.3.2 Window Watchdog

#### 7.3.2.1 SET0 and SET1

When changing the SET0 or SET1 pins, there are two cases to consider: enabling and disabling the watchdog, and changing the SET0 or SET1 pins when the watchdog is enabled. In case 1 where the watchdog is being enabled or disabled, the changes take effect immediately. However, in case 2, a WDO fault event must occur in order for the changes to take place.



#### 7.3.2.1.1 Enabling the Window Watchdog

The TPS3430-Q1 features the ability to enable and disable the watchdog timer. This feature allows the user to start with the watchdog timer disabled and then enable the watchdog timer using the SET0 and SET1 pins. The ability to enable and disable the watchdog is useful to avoid undesired watchdog trips during initialization and shutdown. When the SETx pins are changed to disable the watchdog timer, changes on the pins are responded to immediately (as shown in 🕅 7-2). When the watchdog goes from disabled to enabled, there is a 150  $\mu$  s (t<sub>WD-setup</sub>) transition period where the device does not respond to changes on WDI. After this 150-  $\mu$  s period, the device begins to respond to changes on WDI again.





图 7-2. Enabling the Watchdog Timer

#### 7.3.2.1.2 Disabling the Watchdog Timer When Using the CRST Capacitor

When using the TPS3430-Q1 with fixed timing options, if the watchdog is disabled and reenabled while  $\overline{WDO}$  is asserted (logic low) the watchdog performs as described in the # 7.3.2.1.1 section. However, if there is a capacitor on the CRST pin, and the watchdog is disabled and reenabled when  $\overline{WDO}$  is asserted (logic low), then the watchdog behaves as shown in 🛐 7-3. When the watchdog is disabled,  $\overline{WDO}$  goes high impedance (logic high). However, when the watchdog is enabled again, the t<sub>RST</sub> period must expire before the watchdog resumes normal operation.



There is no WDI signal in this figure, WDI is always at GND.

#### 图 7-3. Enabling and Disabling the Watchdog Timer During a WDO Reset Event



#### 7.3.2.1.3 SET0 and SET1 During Normal Watchdog Operation

The SET0 and SET1 pins can be used to control the window watchdog ratio of the lower boundary to the upper boundary. There are four possible modes for the watchdog (see  $\gtrsim 8-7$ ): disabled, 1:8 ratio, 3:4 ratio, and 1:2 ratio. If SET0 = 1 and SET1 = 0, then the watchdog is disabled. When the watchdog is disabled WDO does not assert, and the TPS3430-Q1 ignores all inputs to WDI. The SET0 and SET1 pins can be changed when the device is operational, but cannot be changed at the same time. If these pins are changed when the device is operational, then there must be a 500-µs (t<sub>SET</sub>) delay between switching the two pins. If the SET0 and SET1 are used to change the reset timing, then a reset event must occur before the new timing condition is latched. This reset can be triggered by bringing VDD below V<sub>UVLO</sub>. 🕅 7-4 shows how the SET0 and SET1 pins do not change the watchdog timing option until a reset event has occurred.




图 7-4. Changing SET0 and SET1 Pins



#### 7.3.3 Window Watchdog Timer

This section provides information for the window watchdog modes of operation. A window watchdog is typically employed in safety critical applications where a traditional watchdog timer is inadequate. In a traditional watchdog, there is a maximum time in which a pulse must be issued to prevent the reset from occurring. However, in a window watchdog the pulse must be issued between a maximum lower window time  $(t_{WDL(max)})$  and the minimum upper window time  $(t_{WDU(min)})$  set by the CWD pin and the SET0 and SET1 pins.  $\gtrsim 8-7$  describes how  $t_{WDU}$  can be used to calculate the timing of  $t_{WDL}$ . The  $t_{WDL}$  timing can also be changed by adjusting the SET0 and SET1 pins.  $\cong 7-5$  shows the valid region for a WDI pulse to be issued to prevent the WDO from being triggered and being pulled low.




图 7-5. TPS3430-Q1 Window Watchdog Timing



### 7.3.3.1 CWD

The CWD pin provides the user the functionality of both high-precision, factory-programmed watchdog timeout options and user-programmable watchdog timeout. The TPS3430-Q1 features three options for setting the watchdog window: connecting a capacitor to the CWD pin, connecting CWD to a pull-up resistor to VDD, and leaving the CWD pin unconnected. The configuration of the CWD pin is evaluated by the device every time the voltage on VDD rises above  $V_{DD \ (min)}$ . The pin evaluation is controlled by an internal state machine that determines which option is connected to the CWD pin. The sequence of events takes 381  $\mu$  s (t<sub>INIT</sub>) to determine if the CWD pin is left unconnected, pulled up through a resistor, or connected to a capacitor. If the CWD pin is being pulled up to VDD using a pull-up resistor, then a 10-k  $\Omega$  resistor is required.

#### 7.3.3.2 WDI Functionality

WDI is the watchdog timer input that controls the  $\overline{WDO}$  output. The WDI input is triggered by the falling edge of the input signal. For the first pulse, the watchdog acts as a traditional watchdog timer; thus, the first pulse must be issued before  $t_{WDU(min)}$ . After the first pulse, to ensure proper functionality of the watchdog timer, always issue the WDI pulse within the window of  $t_{WDL(max)}$  and  $t_{WDU(min)}$ . If the pulse is issued in this region, then  $\overline{WDO}$  remains unasserted. Otherwise, the device asserts  $\overline{WDO}$ , putting the  $\overline{WDO}$  pin into a low-impedance state.

The watchdog input (WDI) is a digital pin. To ensure there is no increase in  $I_{DD}$ , drive the WDI pin to either VDD or GND at all times. Putting the pin to an intermediate voltage can cause an increase in supply current ( $I_{DD}$ ) because of the architecture of the digital logic gates. When WDO is asserted, the watchdog is disabled and all signals input to WDI are ignored until the WDO reset delay expires. When WDO is no longer asserted, the device resumes normal operation and no longer ignores the signal on WDI. If the watchdog is disabled, drive the WDI pin to either VDD or GND.

#### 7.3.3.3 WDO Functionality

The TPS3430-Q1 features a programmable window watchdog timer with an programmable watchdog output ( $\overline{\text{WDO}}$ ). The watchdog output can flag a fault whenever the watchdog input is outside of the watchdog window. When  $\overline{\text{WDO}}$  is not asserted (high), the  $\overline{\text{WDO}}$  signal maintains normal operation. When asserted,  $\overline{\text{WDO}}$  remains down for t<sub>RST</sub> and WDI is ignored during the watchdog reset delay. When the watchdog is disabled,  $\overline{\text{WDO}}$  remains high regardless of WDI.



### 7.4 Device Functional Modes

表 7-1 summarizes the functional modes of the TPS3430-Q1.

A 7-1. Device Functional modes							
VDD	WDI	WDO					
V <sub>DD</sub> < V <sub>POR</sub>	_	—					
$V_{POR} < V_{DD} < V_{DD (min)}$	Ignored	High					
	$t_{ m WDL(max)} \leqslant t_{ m pulse} ^{(1)} \leqslant t_{ m WDU(min)}$	High					
$V_{DD} \geqslant V_{DD (min)}$	$t_{WDL(max)} > t_{pulse}$ <sup>(1)</sup>	Low					
	$t_{WDU(min)} < t_{pulse}$ <sup>(1)</sup>	Low					

#### 表 7-1. Device Functional Modes

(1) Where t<sub>pulse</sub> is the time between falling edges on WDI.

#### 7.4.1 $V_{DD}$ is Below $V_{POR}$ ( $V_{DD} < V_{POR}$ )

When  $V_{DD}$  is less than  $V_{POR}$ ,  $\overline{WDO}$  is undefined and can be either high or low. The state of  $\overline{WDO}$  largely depends on the load that the  $\overline{WDO}$  pin is experiencing.

#### 7.4.2 V<sub>DD</sub> is Above V<sub>POR</sub> And Below V<sub>DD</sub> (min)( V<sub>POR</sub> < V<sub>DD</sub> < V<sub>DD</sub> (min))

When  $V_{DD}$  is above  $V_{POR}$  and below  $V_{DD (min)}$ , the watchdog is disabled,  $\overline{WDO}$  is logic high and WDI is ignored.

#### 7.4.3 Normal Operation (V<sub>DD</sub> ≥ V<sub>DD (min)</sub>)

When  $V_{DD}$  is greater than or equal to  $V_{DD (min)}$ , the  $\overline{WDO}$  signal is determined by WDI if the watchdog is enabled. During power up, the watchdog is disabled until  $t_{RST}$  expires. While the watchdog is enabled, the first falling edge on WDI must occur before  $t_{WDU(max)}$  to prevent  $\overline{WDO}$  from asserting. If the first falling edge on WDI occurs after  $t_{WDU(max)}$ ,  $\overline{WDO}$  is asserted (active and low) for  $t_{RST}$ . If any falling edge after the first falling edge occurs on WDI before  $t_{WDU(max)}$ ,  $\overline{WDO}$  is asserted (active and low) for  $t_{RST}$ .



### 8 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 8.1 Application Information

The following sections describe in detail proper device implementation, depending on the final application requirements.

#### 8.1.1 CRST Delay

The TPS3430-Q1 features three options for setting the reset delay ( $t_{RST}$ ): connecting a capacitor to the CRST pin, connecting a pull-up resistor to VDD, and leaving the CRST pin unconnected. 🕅 8-1 shows a schematic drawing of all three options. To determine which option is connected to the CRST pin, an internal state machine controls the internal pulldown device and measures the pin voltage. This sequence of events takes 381  $\mu$  s ( $t_{INIT}$ ) to determine which timing option is used. Every time  $\overline{WDO}$  is asserted, the state machine determines what is connected to the pin.




图 8-1. CRST Charging Circuit

#### 8.1.1.1 Factory-Programmed Watchdog Reset Delay Timing

To use the factory-programmed timing options, the CRST pin must either be left unconnected or pulled up to VDD through a 10-k $\Omega$  pull-up resistor. Using these options enables a high-precision, 15% accurate reset delay timing, as shown in  $\frac{1}{2}$  8-1.

A 0-1. Watchdog Neset Delay Time for Factory-Frogrammed Timing					
CRST	WDC	UNIT			
UNUT	MIN	TYP	MAX	ONT	
NC	170	200	230	ms	
10 k $\Omega$ to VDD	8.5	10	11.5	ms	

#### 表 8-1. Watchdog Reset Delay Time for Factory-Programmed Timing

#### 8.1.1.2 CRST Programmable Watchdog Reset Delay

The TPS3430-Q1 uses a CRST pin charging current (I<sub>CRST</sub>) of 375 nA. When using an external capacitor, the rising  $\overline{WDO}$  delay time can be set to any value between 700 µs (C<sub>CRST</sub> = 100 pF) and 3.2 seconds (C<sub>CRST</sub> = 1 µF). The typical ideal capacitor value needed for a given delay time can be calculated using  $\overline{DR}$ , where C<sub>CRST</sub> is in microfarads and t<sub>RST</sub> is in seconds:



(1)

 $t_{RST} = 3.22 \times C_{CRST} + 0.000381$ 

To calculate the minimum and maximum watchdog reset delay time use 方程式 2 and 方程式 3, respectively.

$$t_{RST(min)} = 2.8862 \times C_{CRST} + 0.000324$$
(2)  
$$t_{RST(max)} = 3.64392 \times C_{CRST} + 0.000438$$
(3)

The slope of  $\overline{\beta}$  程式 1 is determined by the time the CRST charging current (I<sub>CRST</sub>) takes to charge the external capacitor up to the CRST comparator threshold voltage (V<sub>CRST</sub>). When  $\overline{WDO}$  is asserted, the capacitor is discharged through the internal CRST pulldown resistor. When the  $\overline{WDO}$  conditions are cleared, the internal precision current source is enabled and begins to charge the external capacitor; when V<sub>CRST</sub> = 1.21 V,  $\overline{WDO}$  is unasserted. Note to minimize the difference between the calculated  $\overline{WDO}$  delay time and the actual  $\overline{WDO}$  delay time, use a use a high-quality ceramic dielectric COG, X5R, or X7R capacitor and minimize parasitic board capacitance around this pin.  $\overline{\chi}$  8-2 lists the watchdog reset delay time ideal capacitor values for C<sub>CRST</sub>.

#### 表 8-2. Watchdog Reset Delay Time for Common Ideal Capacitor Values

ĥ	WD	WDO DELAY TIME (t <sub>RST</sub> )					
C <sub>CRST</sub>	MIN <sup>(1)</sup>	TYP	MAX <sup>(1)</sup>	UNIT			
100 pF	0.61	0.70	0.80	ms			
1 nF	3.21	3.61	4.08	ms			
10 nF	29.2	32.6	36.8	ms			
100 nF	289	323	364	ms			
1 μF	2886	3227	3644	ms			

(1) Minimum and maximum values are calculated using ideal capacitors.

#### 8.1.2 CWD Functionality

The TPS3430-Q1 features three options for setting the watchdog window: connecting a capacitor to the CWD pin, connecting a pull-up resistor to VDD, and leaving the CWD pin unconnected. (A 8-2 shows a schematic drawing of all three options. If this pin is connected to VDD through a  $10-k\Omega$  pull-up resistor or left unconnected (high impedance), then the factory-programmed watchdog timeouts are enabled; see the # 6.6 table. Otherwise, the watchdog timeout can be adjusted by placing a capacitor from the CWD pin to ground.




图 8-2. CWD Charging Circuit



#### 8.1.2.1 Factory-Programmed Timing Options

If using the factory-programmed timing options (listed in  $\frac{1}{8}$  8-3), the CWD pin must either be unconnected or pulled up to VDD through a 10-k $\Omega$  pull-up resistor. Using these options enables high-precision, factory-programmed watchdog timing.

INPUT			WATCHDOG LOWER BOUNDARY (t <sub>WDL</sub> )			WATCHDOG UP	UNIT		
CWD	SET0	SET1	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	0	0	19.1	22.5	25.9	46.8	55.0	63.3	ms
NC	0	1	1.48	1.85	2.22	23.375	27.5	31.625	ms
	1	0	Watchdog disabled		Watch				
	1	1	680	800	920	1360	1600	1840	ms
	0	0	7.65	9.0	10.35	92.7	109.0	125.4	ms
10 k Ω to VDD	0	1	7.65	9.0	10.35	165.8	195.0	224.3	ms
	1	0	Watchdog disabled		Watch	dog disabled			
	1	1	1.48	1.85	2.22	9.35	11.0	12.65	ms

#### 8.1.2.2 CWD Adjustable Capacitor Watchdog Timeout

Adjustable capacitor timing is achievable by connecting a capacitor to the CWD pin. If a capacitor is connected to CWD, then a 375-nA constant-current source charges  $C_{CWD}$  until  $V_{CWD}$  = 1.21 V. The TPS3430-Q1 determines the window watchdog upper boundary with the formula given in  $\overline{\beta}$  程式 4, where  $C_{CWD}$  is in microfarads and  $t_{WDU}$  is in seconds.

$$t_{WDU(typ)} = 77.4 \times C_{CWD} + 0.055$$

(4)

The TPS3430-Q1 is designed and tested using C<sub>CWD</sub> capacitors between 100 pF and 1  $\mu$ F. Note that  $\overline{5}$  Rext 4 is for ideal capacitors, capacitor tolerances cause the actual device timing to vary. For the most accurate timing, use ceramic capacitors with COG dielectric material. As shown in  $\overline{\mathcal{R}}$  8-6, when using the minimum capacitor of 100 pF, the watchdog upper boundary is 62.74 ms; whereas with a 1- $\mu$ F capacitor, the watchdog upper boundary is 77.455 seconds. If a C<sub>CWD</sub> capacitor is used,  $\overline{5}$  Rext 4 can be used to set t<sub>WDU</sub> the window watchdog upper boundary is dependent on the SET0 and SET1 pins because these pins set the window watchdog ratio of the lower boundary to upper boundary;  $\overline{\mathcal{R}}$  8-7 shows how t<sub>WDU</sub> can be used to calculate t<sub>WDL</sub> based on the SET0 and SET1 pins.

#### 表 8-4. t<sub>WDU</sub> Values for Common Ideal Capacitor Values

c	WATCHDOG	WATCHDOG UPPER BOUNDARY (t <sub>WDU</sub> )					
C <sub>CWD</sub>	MIN <sup>(1)</sup>	TYP	MAX <sup>(1)</sup>	UNIT			
100 pF	56.77	62.74	68.7	ms			
1 nF	119.82	132.4	144.98	ms			
10 nF	750	829	908	ms			
100 nF	7054	7795	8536	ms			
1 µF	70096	77455	84814	ms			

INF	TUT		WATCHDOG LOWER BOUNDARY (t <sub>WDL</sub> ) WATCHDOG UPPER BOUNDARY (t <sub>WDU</sub> )			CHDOG LOWER BOUNDARY (t <sub>WDL</sub> ) WATCHDOG UPPER BOUNDARY (t <sub>WDU</sub> )		ARY (t <sub>WDU</sub> )	UNIT
CWD	SET0	SET1	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	0	0	t <sub>WDU(min)</sub> x 0.125	t <sub>WDU</sub> x 0.125	t <sub>WDU(max)</sub> x 0.125	0.905 x t <sub>WDU(typ)</sub>	t <sub>WDU(typ)</sub> (1)	1.095 x t <sub>WDU(typ)</sub>	S
Caura	0	1	t <sub>WDU(min)</sub> x 0.75	t <sub>WDU</sub> x 0.75	t <sub>WDU(max)</sub> x 0.75	0.905 x t <sub>WDU(typ)</sub>	t <sub>WDU(typ)</sub> (1)	1.095 x t <sub>WDU(typ)</sub>	s
C <sub>CWD</sub>	1	0	w	atchdog disable	d	Wat	tchdog disabled	i	
	1	1	t <sub>WDU(min)</sub> x 0.5	t <sub>WDU</sub> x 0.5	t <sub>WDU(max)</sub> x 0.5	0.905 x t <sub>WDU(typ)</sub>	t <sub>WDU(typ)</sub> (1)	1.095 x t <sub>WDU(typ)</sub>	S



#### 8.1.2.3

# 表 8-6. $t_{WDU}$ Values for Common Ideal Capacitor Values

<b>6</b>	WATCHDO	WATCHDOG UPPER BOUNDARY (t <sub>WDU</sub> )				
C <sub>CWD</sub>	MIN <sup>(1)</sup>	TYP	MAX <sup>(1)</sup>	UNIT		
100 pF	56.77	62.74	68.7	ms		
1 nF	119.82	132.4	144.98	ms		
10 nF	750	829	908	ms		
100 nF	7054	7795	8536	ms		
1 µF	70096	77455	84814	ms		

(1) Minimum and maximum values are calculated using ideal capacitors.

表 8-7. F	Programmable	CWD	Timing
----------	--------------	-----	--------

				-					
INF	TUT		WATCHDOG LOWER BOUNDARY (t <sub>WDL</sub> )			WATCHDOG UPPER BOUNDARY (t <sub>WDU</sub> )			UNIT
CWD	SET0	SET1	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	0	0	t <sub>WDU(min)</sub> x 0.125	t <sub>WDU</sub> x 0.125	t <sub>WDU(max)</sub> x 0.125	0.905 x t <sub>WDU(typ)</sub>	t <sub>WDU(typ)</sub> (1)	1.095 x t <sub>WDU(typ)</sub>	S
C <sub>CWD</sub>	0	1	t <sub>WDU(min)</sub> x 0.75	t <sub>WDU</sub> x 0.75	t <sub>WDU(max)</sub> x 0.75	0.905 x t <sub>WDU(typ)</sub>	t <sub>WDU(typ)</sub> (1)	1.095 x t <sub>WDU(typ)</sub>	S
CCWD	1	0	N	/atchdog disable	d	Wat	tchdog disabled	t	
	1	1	t <sub>WDU(min)</sub> x 0.5	t <sub>WDU</sub> x 0.5	t <sub>WDU(max)</sub> x 0.5	0.905 x t <sub>WDU(typ)</sub>	t <sub>WDU(typ)</sub> (1)	1.095 x t <sub>WDU(typ)</sub>	S

(1) Calculated from 方程式 4 using ideal capacitors.



#### 8.2 Typical Applications

#### 8.2.1 Monitoring Microcontroller with Watchdog Timer - Design 1

A basic application for the TPS3430-Q1 is shown in 🖄 8-8. The TPS3430-Q1 is used to monitor the activity of the microcontroller via the WDI pin. Design 1 utilizes the simplest TPS3430-Q1 configuration with factory-programmed timing options by leaving the CRST and CWD timing pins floating (NC - no connect)




图 8-3. Monitoring Microcontroller using a Window Watchdog Timer

#### 8.2.1.1 Design Requirements - Design 1

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Watchdog Reset delay	Reset delay of 200 ms	Use factory-programmed timing option by leaving CRST as NC. Watchdog reset delay: 170 ms (min), 200 ms (typ), 230 ms (max)
Watchdog window	Functions with a 1-Hz pulse-width modulation (PWM) signal with a 20% duty cycle	Leaving the CWD pin unconnected with SET0 = 1 and SET1 = 1 produces a window with a $t_{WDL(max)}$ of 920 ms and a $t_{WDU(min)}$ of 1360 ms
Output logic voltage	3.3-V Open-Drain	3.3-V Open-Drain
Maximum device current consumption	200 μΑ	10 $\mu$ A of current consumption, typical worst-case of 199 $\mu$ A when WDO is asserted

#### 8.2.1.2 Detailed Design Procedure - Design 1


#### 8.2.1.2.1 Meeting the Minimum Watchdog Reset Delay - Design 1

To achieve the 200 ms Watchdog Reset Delay requirement, this design simply leaves CRST pin floating (NC - No Connect) to set the Watchdog Reset Delay ( $t_{RST}$ ) to the factory-programmed delay of 200 ms. Refer to section 8.1.1 CRST Delay to learn more about the factory-programmed timing options and how to program the Watchdog Reset Delay using an external capacitor.

In [X] 8-4 below, the Watchdog Reset Delay of 200 ms is shown by causing a watchdog timing fault. No watchdog pulse comes on WDI within the Watchdog Timeout so  $\overline{WDO}$  activates for t<sub>RST</sub> of 200 ms. Then after three watchdog faults, a watchdog pulse at 1Hz and 20% duty cycle arrives on WDI causing  $\overline{WDO}$  to deactive and remain high.

TPS3430-Q1 ZHCSIK1A - JULY 2018 - REVISED SEPTEMBER 2021





# 图 8-4. Watchdog Fault Caused by Missing WDI Pulse Until WDI pulses Arrive Within Watchdog Window to Deactivate WDO Fault

#### 8.2.1.2.2 Setting the Watchdog Window - Design 1

The Watchdog Window is set via the CWD, SET0, and SET1 pin configurations. To achieve a Watchdog Timeout of 1 second, this design simply leaves CWD pin floating (NC - No Connect) and ties SET0 and SET1 to VDD to set these SET pins to logic high. With this configuration, the Watchdog Lower Boundary  $t_{WDL (typ)}$  is set for 800ms and the Watchdog Upper Boundary  $t_{WDU (typ)}$  is set for 1.6 seconds. Refer to Table 6.6 Timing Requirements to see the factory-programmed window watchdog timing configurations.

In [3] 8-5 and [3] 8-6 below, the watchdog window timing is shown by causing watchdog faults from pulses on WDI arriving too early and too late, respectively. When a pulse on WDI arrives too early, that is before t<sub>WDL (min)</sub> or too late, that is after t<sub>WDU (max)</sub>, a watchdog fault occurs and WDO activates to logic low.





# 图 8-5. Watchdog Fault Caused by WDI Pulse Arriving Too Early (Before t<sub>WDL (min)</sub>)



图 8-6. Watchdog Fault Caused by WDI Pulse Arriving Too Late (After t<sub>WDU (max)</sub>)



#### 8.2.1.2.3 Calculating the WDO Pull-up Resistor - Design 1

[8] 8-7 shows the TPS3430-Q1 uses an open-drain configuration for the WDO circuit. When the FET is off, the resistor pulls the drain of the transistor to VDD and when the FET is turned on, the FET attempts to pull the drain to ground, thus creating an effective resistor divider. The resistors in this divider must be chosen to ensure that V<sub>OL</sub> is below its maximum value. To choose the proper pull-up resistor, there are three key specifications to keep in mind: the pull-up voltage (V<sub>PU</sub>), the recommended maximum WDO pin current (I<sub>WDO</sub>), and V<sub>OL</sub>. The maximum V<sub>OL</sub> is 0.4 V, meaning that the effective resistor divider created must be able to bring the voltage on the reset pin below 0.4 V with I<sub>WDO</sub> kept below 10 mA. For this example, with a V<sub>PU</sub> of 3.3 V, a resistor must be chosen to keep I<sub>WDO</sub> below 200 μ A because this value is the maximum consumption current allowed. To ensure this specification is met, a pull-up resistor value of 16.5 kΩ is selected, which sinks a maximum of 200 μ A when WDO is asserted. WDO current is at 200 μ A and the low-level output voltage is approximately zero.





图 8-7. Open-Drain WDO Configuration

#### 8.2.2 Monitoring Microcontroller with a Programmed Window Watchdog Timer - Design 2

A typical application for the TPS3430-Q1 is shown in 🗏 8-8. The TPS3430-Q1 is used to monitor the activity of the microcontroller via the WDI pin.



#### 图 8-8. Monitoring Microcontroller Using a Window Watchdog Timer with Programmable Watchdog Reset Delay

#### 8.2.2.1 Design Requirements - Design 2

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT			
Watchdog Reset delay	Minimum reset delay of 250 ms	Minimum reset delay of 260 ms, reset delay of 322 ms (typical)			
Watchdog window	Functions with a 30-Hz pulse-width modulation (PWM) signal with a 50% duty cycle	Leaving the CWD pin unconnected with SET0 = 0 and SET1 = 0 produces a window with a $t_{WDL(max)}$ of 25.9 ms and a $t_{WDU(min)}$ of 46.8 ms			
Output logic voltage	1.8-V CMOS	1.8-V CMOS			
Maximum device current consumption	200 μΑ	10 $\mu A$ of current consumption, typical worst-case of 199 $\mu A$ when $\overline{WDO}$ is asserted			

#### 8.2.2.2 Detailed Design Procedure - Design 2

#### 8.2.2.2.1 Meeting the Minimum Watchdog Reset Delay - Design 2

The TPS3430-Q1 features three options for setting the watchdog reset delay: connecting a capacitor to the CRST pin, connecting a pull-up resistor, and leaving the CRST pin unconnected. If the CRST pin is either unconnected or pulled up the minimum timing requirement cannot be met, thus an external capacitor must be connected to the CRST pin. Because a minimum time is required, the worst-case scenario is a supervisor with a high CRST charging current ( $I_{CRST}$ ) and a low CRST comparator threshold ( $V_{CRST}$ ). For applications with ambient temperatures ranging from  $-40^{\circ}$ C to  $+125^{\circ}$ C, C<sub>CRST</sub> can be calculated using  $I_{CRST(MAX)}$ ,  $V_{CRST(MIN)}$ , and solving for C<sub>CRST</sub> in 方程式 5:

$$C_{RST (MIN)} = \frac{I_{CRST (MAX)}}{V_{CRST (MIN)}} \times (t_{RST} - t_{INIT})$$
(5)

When solving  $\overline{5}$  #  $\overline{5}$ , the minimum capacitance required at the CRST pin is 0.086  $\mu$  F. If standard capacitors with ±10% tolerances are used, then the minimum CRST capacitor required can be found in  $\overline{5}$  #  $\overline{6}$ :

$$C_{\text{RST(min)}} = \frac{C_{\text{RST(min)\_ideal}}}{1 - C_{\text{tolerance}}} = \frac{0.086 \ \mu\text{F}}{1 - 0.1} \tag{6}$$

Solving  $\beta$ 程式 6 where  $C_{tolerance}$  is 0.1 or 10%, the minimum  $C_{CRST}$  capacitor is 0.096  $\mu$  F. This value is then rounded up to the nearest standard capacitor value, so a 0.1-  $\mu$  F capacitor must be used to achieve this reset delay timing. If voltage and temperature derating are being considered, then also include these values in  $C_{tolerance}$ .

#### 8.2.2.2.2 Setting the Watchdog Window - Design 2

In this application, the window watchdog timing options are based on the PWM signal that is provided to the TPS3430-Q1. A window watchdog setting must be chosen such that the falling edge of the PWM signal always falls within the window. A nominal window must be designed with  $t_{WDL(max)}$  less than 33.33 ms and  $t_{WDU(min)}$  greater than 33.33 ms. There are several options that satisfy this window option. An external capacitor can be placed on the CWD pin and calculated to have a sufficient window. Another option is to use one of the factory-programmed timing options. An additional advantage of choosing one of the factory-programmed options is the ability to reduce the number of components required, thus reducing overall BOM cost. Leaving the CWD pin unconnected (NC) with SET0 = 0 and SET1 = 0 produces a  $t_{WDL(max)}$  of 25.9 ms and a  $t_{WDU(min)}$  of 46.8 ms; see  $\ddagger 8.1.2$ .


#### 8.2.2.2.3 Calculating the WDO Pull-up Resistor - Design 2

The TPS3430-Q1 uses an open-drain configuration for the  $\overline{WDO}$  circuit, as shown in 🖹 8-7. When the FET is off, the resistor pulls the drain of the transistor to VDD and when the FET is turned on, the FET attempts to pull the drain to ground, thus creating an effective resistor divider. The resistors in this divider must be chosen to ensure that  $V_{OL}$  is below its maximum value. To choose the proper pull-up resistor, there are three key specifications to keep in mind: the pull-up voltage ( $V_{PU}$ ), the recommended maximum  $\overline{WDO}$  pin current ( $I_{WDO}$ ), and  $V_{OL}$ . The maximum  $V_{OL}$  is 0.4 V, meaning that the effective resistor divider created must be able to bring the voltage on the reset pin below 0.4 V with  $I_{WDO}$  kept below 10 mA. For this example, with a  $V_{PU}$  of 1.8 V, a resistor must be chosen to keep  $I_{WDO}$  below 200  $\mu$  A because this value is the maximum consumption current allowed. To ensure this specification is met, a pull-up resistor value of 10 k  $\Omega$  was selected, which sinks a maximum of 180  $\mu$  A when  $\overline{WDO}$  is asserted.

#### 8.2.3 Monitoring Microcontroller with a Latching Window Watchdog Timer - Design 3

A safety critical application for the TPS3430-Q1 is shown in [8] 8-9. The TPS3430-Q1 is used to monitor the activity of the microcontroller via the WDI pin and upon a watchdog fault, this design latches the WDO pin until the device VDD drops below V<sub>DD (min)</sub>.





#### 图 8-9. Monitoring Microcontroller Using a Latching Window Watchdog Timer

#### 8.2.3.1 Design Requirements - Design 3

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT			
Watchdog Reset delay	Latch WDO upon watchdog fault	Latching watchdog functionality that keeps $\overline{\text{WDO}}$ logic low when fault occurs			
Watchdog window	Functions with a 1-Hz pulse-width modulation (PWM) signal with a 50% duty cycle	Leaving the CWD pin unconnected with SET0 = 1 and SET1 = 1 produces a window with a $t_{WDL(max)}$ of 920 ms and a $t_{WDU(min)}$ of 1360 ms			
Output logic voltage	3.3-V Open-Drain	3.3-V Open-Drain			
Maximum device current consumption	200 μΑ	10 $\mu A$ of current consumption, typical worst-case of 199 $\mu A$ when $\overline{WDO}$ is asserted			

#### 8.2.3.2 Detailed Design Procedure - Design 3

#### 8.2.3.2.1 Meeting the Latching Output Requirement - Design 3

To achieve the latching watchdog feature, an open-drain buffer is connected from  $\overline{WDO}$  to CRST with a small value capacitor connected from the Anode of the buffer connected to CRST to GND. The capacitor should be small value to prevent additional delay when triggering  $\overline{WDO}$  to active low during watchdog fault. A capacitor between 150pF and 5nF is recommended.

In [8] 8-10 below, the latching watchdog feature is shown by causing a watchdog fault and observing  $\overline{WDO}$ . Since no pulse arrive on WDI within the Watchdog Timeout,  $\overline{WDO}$  activates and goes logic low and remains low. To reset the watchdog, the device must be restarted by dropping VDD below V<sub>DD</sub> (min).

#### 8.2.3.2.2 Setting the Watchdog Window - Design 3

The Watchdog Window is set via the CWD, SET0, and SET1 pin configurations. To achieve a Watchdog Timeout of 1 second corresponding to a 1-Hz WDI signal, this design simply leaves CWD pin floating (NC - No Connect) and ties SET0 and SET1 to VDD to set the SET pins to logic high. With this configuration, the Watchdog Lower Boundary  $t_{WDL (typ)}$  is set for 800 ms and the Watchdog Upper Boundary  $t_{WDU (typ)}$  is set for 1.6 seconds. Refer to Table 6.6 Timing Requirements to see the factory-programmed window watchdog timing configurations.

### 8.2.3.3 Application Curve - Design 3




图 8-10. Watchdog Fault Caused by Missing WDI Pulse Shows WDO Latching



# 9 Power Supply Recommendations

This device is designed to operate from an input supply with a voltage range between 1.6 V and 6.5 V. An input supply capacitor is not required for this device; however, if the input supply is noisy, then good analog practice is to place a 0.1- $\mu$ F capacitor between the VDD pin and the GND pin. Please be sure to externally connect VDD1 to VDD2 as the device will not function if these pins are not connected.




# 10 Layout

### **10.1 Layout Guidelines**

Make sure that the connection to the VDD pin is low impedance. Good analog design practice recommends placing a  $0.1-\mu F$  ceramic capacitor as near as possible to the VDD pin. If a capacitor is not connected to the CRST pin, then minimize parasitic capacitance on this pin so the WDO delay time is not adversely affected.

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a 0.1-µF ceramic capacitor as near as possible to the VDD pin.
- If a C<sub>CRST</sub> capacitor or pull-up resistor is used, place these components as close as possible to the CRST pin. If the CRST pin is left unconnected, make sure to minimize the amount of parasitic capacitance on the pin.
- If a C<sub>CWD</sub> capacitor or pull-up resistor is used, place these components as close as possible to the CWD pin. If the CWD pin is left unconnected, make sure to minimize the amount of parasitic capacitance on the pin.
- Place the pull-up resistor on WDO as close to the pin as possible.

#### 10.2 Layout Example



Denotes a via.

图 10-1. Typical Layout for the TPS3430-Q1



### **11 Device and Documentation Support**

#### **11.1 Device Support**

#### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For related documentation see the following:

• TPS3430EVM Window Watchdog Timer with Programmable Timeout Delay User Guide

#### 11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.4 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### **11.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改TI 针对TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3430WQDRCRQ1	ACTIVE	VSON	DRC	10	3000	RoHS & Green	(6) NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	430AB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS3430-Q1 :



www.ti.com

• Catalog : TPS3430

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# **DRC 10**

3 x 3, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **DRC0010R**



# **PACKAGE OUTLINE**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




# **DRC0010R**

# **EXAMPLE BOARD LAYOUT**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **DRC0010R**

# **EXAMPLE STENCIL DESIGN**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




# **DRC0010U**



# **PACKAGE OUTLINE**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




# DRC0010U

# **EXAMPLE BOARD LAYOUT**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# DRC0010U

# **EXAMPLE STENCIL DESIGN**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司