











TPS259240, TPS259241

ZHCSE38A -AUGUST 2015-REVISED AUGUST 2015

TPS25924x 具有过压保护和阻断 FET 控制功能的 12V 电子熔丝


特性

- $V_{OPERATING} = 4.5V \cong 13.8V$, $V_{ABSMAX} = 20V$
- 集成 28mΩ 导通金属氧化物半导体场效应晶体管 (MOSFET)
- 15V 固定过压钳位
- 1A 至 5A 可调电流 I_{LIMIT}
- ±8% I_{LIMIT} 精度 (3.7A 时)
- 支持反向电流阻断
- 可编程 OUT (输出) 转换率, 欠压闭锁 (UVLO)
- 内置热关断
- UL2367 认证正在处理中
- 单点故障测试期间安全 (UL60950)
- 小型封装尺寸 10L (3mm x 3mm) 超薄小外形尺寸 无引线封装 (VSON)

2 应用

- 适配器供电器件
- 硬盘 (HDD) 和固态硬盘 (SSD)
- 机顶盒
- 服务器/辅助 (AUX) 电源
- 风扇控制
- PCI/PCIe 卡

应用电路原理图



3 说明

TPS25924x 系列电子熔丝是采用小型封装的高度集成 电路保护和电源管理解决方案。 该器件使用极少的外 部组件并可提供多重保护模式。 它们能够有效地防止 过载、短路、电压浪涌、过高浪涌电流和反向电流。

电流限制级别可通过一个外部电阻设定。 内部钳位电 路可将过电压限制在一个安全的固定最大值,无需使用 外部组件。


具有特殊电压斜坡要求的应用可以使用单个电容来设定 dV/dT,以确保达到适当的输出斜坡速率。 许多系统 (例如 SSD) 禁止将储存的电容能量通过 FET 二极管 倒流到降压或短路输入总线。 BFET 引脚专用于这类 系统。 外部 NFET 可与 TPS25924x 输出形成"背靠背 (B2B)"连接,而由 BFET 驱动的栅极可防止电流从负 载流回电源(请参见Figure 43)。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)		
TPS259241	VSON (10)	3.00mm × 3.00mm		
TPS259240	V30N (10)	3.0011111 x 3.00111111		

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

瞬态:输出短路





目录 Application and Implementation 17 2 Application Information...... 17 3 Power Supply Recommendations 23 4 修订历史记录 2 5 Device Comparison Table...... 3 Pin Configuration and Functions 3 Layout 24 7 Specifications......4 11.1 Layout Guidelines24 Absolute Maximum Ratings 4 11.2 Layout Example 24 ESD Ratings4 12 器件和文档支持.......25 Recommended Operating Conditions...... 4 7.3 7.4 Thermal Information 5 12.2 7.5 Electrical Characteristics......5 相关链接.......25 12.4 商标.......25 Detailed Description 13 Functional Block Diagram 13 机械、封装和可订购信息......25

4 修订历史记录


Cł	hanges from Original (August 2015) to Revision A	Page
•	已更改"产品预览"至"量产数据"	1



5 Device Comparison Table

PART NUMBER	UV	OV CLAMP	FAULT RESPONSE	STATUS
TPS259241	4.3 V	15 V	Auto Retry	Active
TPS259240	4.3 V	15 V	Latched	Active

6 Pin Configuration and Functions



Pin Functions

	3 3 3 3				
	PIN	DESCRIPTION			
NAME	NUMBER	DESCRIPTION			
BFET	9	Connect this pin to the gate of a blocking NFET. See the <i>Feature Description</i> section. This pin can be left floating if it is not used.			
dV/dT	1	Tie a capacitor from this pin to GND to control the ramp rate of OUT at device turn-on.			
EN/UVLO	2	This is a dual function control pin. When used as an ENABLE pin and pulled down, it shuts off the internal pass MOSFET and pulls BFET to GND. When pulled high, it enables the device and BFET. As an UVLO pin, it can be used to program different UVLO trip point via external resistor divider.			
GND	Thermal Pad	GND			
ILIM	10	A resistor from this pin to GND will set the overload and short circuit limit.			
OUT	6-8	Output of the device			
VIN	3-5	Input supply voltage			



7 Specifications

7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
Supply voltage ⁽¹⁾	VIN	-0.3	20	V
Supply voltage 7	VIN (10 ms Transient)		22	V
Output valtage	OUT	-0.3	VIN + 0.3	V
Output voltage	OUT (Transient < 1 μs)		-1.2	V
	ILIM	-0.3	7	
Voltage	EN/UVLO	-0.3	7	V
Voltage	dV/dT	-0.3	7	V
	BFET	-0.3	30	
Storage temperature range, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Clastrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
	VIN	4.5	12	13.8	
Input voltage range	BFET	0		VIN+6	V
Input voltage range	dV/dT, EN/UVLO	0		6	V
	ILIM	0		3	
Continuous output current	I _{OUT}	0		5	Α
Resistance	ILIM	10	100	162	kΩ
External conscitance	OUT	0.1	1	1000	μF
External capacitance	dV/dT		1	1000	nF
Operating junction temperature range, T _J		-40	25	125	°C
Operating Ambient temperature r	ange, T _A	-40	25	85	°C

⁽²⁾ All voltage values, except differential voltages, are with respect to network ground terminal.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)(1)

		TPS25924x	
	THERMAL METRIC	DRC (VSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	45.9	
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	53	
$R_{\theta JB}$	Junction-to-board thermal resistance	21.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.2	*C/vv
Ψ_{JB}	Junction-to-board characterization parameter	21.4	
R ₀ JCbot	Junction-to-case (bottom) thermal resistance	5.9	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$, VIN = 12 V, $\text{V}_{\text{EN /UVLO}} = 2$ V, $\text{R}_{\text{ILIM}} = 100$ k Ω , $\text{C}_{\text{dVdT}} = \text{OPEN}$. All voltages referenced to GND (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN (INPUT SI	JPPLY)		_		'	
V _{UVR}	UVLO threshold, rising		4.15	4.3	4.45	V
V _{UVhyst}	UVLO hysteresis ⁽¹⁾			5%		
IQ _{ON}		Enabled: EN/UVLO = 2 V	0.3	0.42	0.55	mA
IQ _{OFF}	Supply current	EN/UVLO = 0 V		0.13	0.225	mA
V _{OVC}	Over-voltage clamp	VIN > 16.5 V, I _{OUT} = 10 mA	13.8	15	16.5	V
EN/UVLO (EN	ABLE/UVLO INPUT)				,	
V _{ENR}	EN Threshold voltage, rising		1.37	1.4	1.44	V
V _{ENF}	EN Threshold voltage, falling		1.32	1.35	1.39	V
I _{EN}	EN Input leakage current	0 V ≤ V _{EN} ≤ 5 V	-100	0	100	nA
dV/dT (OUTPL	JT RAMP CONTROL)				,	
I _{dVdT}	dV/dT Charging current ⁽¹⁾	$V_{dVdT} = 0 V$		220		nA
R _{dVdT_disch}	dV/dT Discharging resistance	EN/UVLO = 0 V, I _{dVdT} = 10 mA sinking	50	73	100	Ω
$V_{dVdTmax}$	dV/dT Max capacitor voltage ⁽¹⁾			5.5		V
GAIN _{dVdT}	dV/dT to OUT gain ⁽¹⁾	ΔV_{dVdT}		4.85		V/V
ILIM (CURREN	NT LIMIT PROGRAMMING)				,	
I _{ILIM}	ILIM Bias current ⁽¹⁾			10		μΑ
		$R_{ILIM} = 10 \text{ k}\Omega, V_{VIN-OUT} = 1 \text{ V}$		1.02		
		$R_{ILIM} = 45.3 \text{ k}\Omega, V_{VIN-OUT} = 1 \text{ V}$	1.79	2.10	2.42	
l _{OL}		$R_{ILIM} = 100 \text{ k}\Omega, V_{VIN-OUT} = 1 \text{ V}$	3.46	3.75	4.03	Α
	Overload current limit ⁽²⁾	$R_{ILIM} = 150 \text{ k}\Omega, V_{VIN-OUT} = 1 \text{ V}$	4.5	5.1	5.7	
I _{OL-R-Short}		R_{ILIM} = 0 $\Omega,$ Shorted Resistor Current Limit (Single Point Failure Test: UL60950) $^{(1)}$		0.84		Α
I _{OL-R-Open}		R _{ILIM} = OPEN, Open Resistor Current Limit (Single Point Failure Test: UL60950) ⁽¹⁾		0.73		Α
		$R_{ILIM} = 10 \text{ k}\Omega, V_{VIN-OUT} = 12 \text{ V}$		1		
	01 1 1 1 1 1 1 (2)	$R_{ILIM} = 45.3 \text{ k}\Omega, V_{VIN-OUT} = 12 \text{ V}$	1.66	1.98	2.37	
I _{SCL}	Short-circuit current limit (2)	$R_{ILIM} = 100 \text{ k}\Omega, V_{VIN-OUT} = 12 \text{ V}$	2.90	3.32	3.85	Α
		$R_{ILIM} = 150 \text{ k}\Omega, V_{VIN-OUT} = 12 \text{ V}$	3.7	4.5	5.5	
RATIO _{FASTRIP}	Fast-Trip comparator level w.r.t. overload current limit ⁽¹⁾	I _{FASTRIP} : I _{OL}		160%		
V _{OpenILIM}	ILIM Open resistor detect threshold ⁽¹⁾	V _{ILIM} Rising, R _{ILIM} = OPEN		3.1		V

⁽¹⁾ These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

⁽²⁾ Pulsed testing techniques used during this test maintain junction temperature approximately equal to ambient temperature.



Electrical Characteristics (continued)

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$, VIN = 12 V, $\text{V}_{\text{EN /UVLO}} = 2$ V, $\text{R}_{\text{ILIM}} = 100$ k Ω , $\text{C}_{\text{dVdT}} = \text{OPEN}$. All voltages referenced to GND (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUT (PASS FE	ET OUTPUT)		'			
D	FET ON resistance	T _J = 25°C	21	28	37	mΩ
R _{DS(on)}	FET ON resistance	T _J = 125°C		39	48	11122
I _{OUT-OFF-LKG}	OUT Bias current in off state	V _{EN/UVLO} = 0 V, V _{OUT} = 0 V (Sourcing)	-5	0	1.2	
I _{OUT-OFF-SINK}	OUT Bias current in on state	V _{EN/UVLO} = 0 V, V _{OUT} = 300 mV (Sinking)	10	15	20	μA
BFET (BLOCK	KING FET GATE DRIVER)		·			
I _{BFET}	BFET Charging current ⁽¹⁾	$V_{BFET} = V_{OUT}$		2		μA
$V_{BFETmax}$	BFET Clamp voltage ⁽¹⁾			V _{VIN} + 6.4		V
R _{BFETdisch}	BFET Discharging resistance to GND	V _{EN/UVLO} = 0 V, I _{BFET} = 100 mA	15	26	36	Ω
TSD (THERMA	AL SHUT DOWN)		·			
T _{SHDN}	TSD Threshold, rising ⁽¹⁾			150		°C
T _{SHDNhyst}	TSD Hysteresis ⁽¹⁾			10		°C
	Thermal fault: latched or autoretry	TPS259240	L	ATCHED		
	Thermal fault: latched or autoretry	TPS259241	AU'	TO-RETR	Y	

7.6 Timing Requirements


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{ON}	Turn-on delay ⁽¹⁾	$\text{EN/UVLO} \rightarrow \text{H to I}_{\text{VIN}}$ = 100 mA, 1-A resistive load at OUT		220		μs
t _{OFFdly}	Turn Off delay ⁽¹⁾	EN/UVLO↓ to BFET↓, C _{BFET} = 0		0.4		μs
dV/dT (OUTPL	dV/dT (OUTPUT RAMP CONTROL)					
	Output roma time	EN/UVLO \rightarrow H to OUT = 11.7 V, C _{dVdT} = 0	0.7	1	1.3	
t _{dVdT}	Output ramp time	EN/UVLO \rightarrow H to OUT = 11.7 V, $C_{dVdT} = 1 \text{ nF}^{(1)}$		12		ms
ILIM (CURREN	ILIM (CURRENT LIMIT PROGRAMMING)					
t _{FastOffDly}	Fast-Trip comparator delay ⁽¹⁾	I _{OUT} > I _{FASTRIP} to I _{OUT} = 0 (Switch Off)		300		ns
BFET (BLOCK	ING FET GATE DRIVER)					
	BFET Turn-On duration (1)	$EN/UVLO \rightarrow H \text{ to } V_{BFET} = 12 \text{ V}, C_{BFET} = 1 \text{ nF}$		4.2		
t _{BFET-ON}	BFET Turn-On duration (*)	EN/UVLO \rightarrow H to VB _{FET} = 12 V, C _{BFET} = 10 nF		42		ms
	BFET Turn-Off duration (1)	$EN/UVLO \rightarrow L \text{ to }_{VBFET} = 1 \text{ V, } C_{BFET} = 1 \text{ nF}$		0.4		
^t BFET-OFF	BFET Turn-Oil duration ($EN/UVLO \rightarrow L$ to $V_{BFET} = 1 \text{ V}$, $C_{BFET} = 10 \text{ nF}$		1.4		μs
THERMAL SH	UTDOWN (TSD)					
t _{TSDdly}	Retry delay after TSD recovery, T _J < [T _{SHDN} - 10°C] ⁽¹⁾	TPS259241 only		100		μs

⁽¹⁾ These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.




7.7 Typical Characteristics

 $T_{J}=25^{\circ}C,\ V_{VIN}=12\ V,\ V_{EN/UVLO}=2\ V,\ R_{ILIM}=100\ k\Omega,\ C_{VIN}=0.1\ \mu F,\ C_{OUT}=1\ \mu F,\ C_{dVdT}=OPEN\ (unless \ stated \ otherwise)$




TEXAS INSTRUMENTS

Typical Characteristics (continued)





Typical Characteristics (continued)



STRUMENTS

Typical Characteristics (continued)





Figure 23. Transient: Over-Voltage Clamp

Figure 24. Transient: Output Ramp




Typical Characteristics (continued)



TEXAS INSTRUMENTS

Typical Characteristics (continued)






8 Detailed Description

8.1 Overview

The TPS25924x is an e-fuse with integrated power switch that is used to manage current/voltage/start-up voltage ramp to a connected load. The device starts its operation by monitoring the VIN bus. When VIN exceeds the undervoltage-lockout threshold (V_{UVR}), the device samples the EN/UVLO pin. A high level on this pin enables the internal MOSFET. As VIN rises, the internal MOSFET of the device will start conducting and allow current to flow from VIN to OUT. When EN/UVLO is held low (below V_{ENF}), internal MOSFET is turned off. User also has the ability to modify the output voltage ramp time by connecting a capacitor between dV/dT pin and GND.

After a successful start-up sequence, the device now actively monitors its load current and input voltage, ensuring that the adjustable overload current limit I_{OL} is not exceeded and input voltage spikes are safely clamped to V_{OVC} level at the output. This keeps the output device safe from harmful voltage and current transients. The device also has built-in thermal sensor. In the event device temperature (T_{J}) exceeds T_{SHDN} , typically 150°C, the thermal shutdown circuitry will shut down the internal MOSFET thereby disconnecting the load from the supply. In TPS259240, the output will remain disconnected (MOSFET open) until power to device is recycled or EN/UVLO is toggled (pulled low and then high). The TPS259241 device will remain off during a cooling period until device temperature falls below T_{SHDN} – 10°C, after which it will attempt to restart. This ON and OFF cycle will continue until fault is cleared.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 GND

This is the most negative voltage in the circuit and is used as a reference for all voltage measurements unless otherwise specified.



Feature Description (continued)

8.3.2 VIN

Input voltage to the TPS25924x. A ceramic bypass capacitor close to the device from VIN to GND is recommended to alleviate bus transients. The recommended operating voltage range is 4.5 V to 13.8 V for TPS25924x. The device can continuously sustain a voltage of 20 V on VIN pin. However, above the recommended maximum bus voltage, the device will be in over-voltage protection (OVP) mode, limiting the output voltage to V_{OVC} . The power dissipation in OVP mode is $P_{D_{OVP}} = (V_{VIN} - V_{OVC}) \times I_{OUT}$, which can potentially heat up the device and cause thermal shutdown.

8.3.3 dV/dT

Connect a capacitor from this pin to GND to control the slew rate of the output voltage at power-on. This pin can be left floating to obtain a predetermined slew rate (minimum T_{dVdT}) on the output. Equation governing slew rate at start-up is shown below:

$$\frac{dV_{OUT}}{dt} = \frac{I_{dVdT} \times GAIN_{dVdT}}{C_{dVdT} + C_{INT}}$$
(1)

Where:

$$\begin{split} &I_{dVdT} = 220 \text{ nA (TYP)} \\ &C_{INT} = 70 \text{ pF (TYP)} \\ &GAIN_{dVdT} = 4.85 \\ &\frac{dV_{OUT}}{dT} = \text{ Desired output slew rate} \end{split}$$

The total ramp time (T_{dVdT}) for 0 to VIN can be calculated using the following equation:

$$T_{dVdT} = 10^6 \times V_{IN} \times (C_{dVdT} + 70 \text{ pF})$$
(2)

For details on how to select an appropriate charging time/rate, refer to the applications section *Setting Output Voltage Ramp Time* (T_{dVdT}).

8.3.4 BFET

Connect this pin to an external NFET that can be used to disconnect input supply from rest of the system in the event of power failure at VIN. The BFET pin is controlled by either input UVLO (V_{UVR}) event or EN/UVLO (see Table 1). BFET can source charging current of 2 μ A (TYP) and sink (discharge) current from the gate of the external FET via a 26- Ω internal discharge resistor to initiate fast turn-off, typically <1 μ s. Due to 2 μ A charging current, it is recommended to use >10 M Ω impedance when probing the BFET node.

Table 1. BFET

EN/UVLO > V _{ENR}	VIN>V _{UVR}	BFET MODE
Н	Н	Charge
X	L	Discharge
L	X	Discharge

8.3.5 EN/UVLO

As an input pin, it controls both the ON/OFF state of the internal MOSFET and that of the external blocking FET. In its high state, the internal MOSFET is enabled and charging begins for the gate of external FET. A low on this pin will turn off the internal MOSFET and pull the gate of the external FET to GND via the built-in discharge resistor. High and Low levels are specified in the parametric table of the datasheet. The EN/UVLO pin is also used to clear a thermal shutdown latch in the TPS259240 by toggling this pin $(H \rightarrow L)$.

The internal de-glitch delay on EN/UVLO falling edge is intentionally kept low (1 us typical) for quick detection of power failure. When used with a resistor divider from supply to EN/UVLO to GND, power-fail detection on EN/UVLO helps in quick turn-off of the BFET driver, thereby stopping the flow of reverse current (see typical application diagram, Figure 43). For applications where a higher de-glitch delay on EN/UVLO is desired, or when the supply is particularly noisy, it is recommended to use an external bypass capacitor from EN/UVLO to GND.



8.3.6 ILIM

The device continuously monitors the load current and keeps it limited to the value programmed by R_{ILIM}. After start-up event and during normal operation, current limit is set to I_{OL} (over-load current limit).

$$I_{OL} = \left(0.7 + 3 \times 10^{-5} \times R_{ILIM}\right) \tag{3}$$

When power dissipation in the internal MOSFET [$P_D = (V_{VIN} - V_{OUT}) \times I_{OUT}$] exceeds 10 W, there is a 2% – 12% thermal foldback in the current limit value so that I_{OL} drops to I_{SC} . In each of the two modes, MOSFET gate voltage is regulated to throttle short-circuit and overload current flowing to the load. Eventually, the device shuts down due to over temperature.





Figure 36. Thermal Foldback in Current Limit

During a transient short circuit event, the current through the device increases very rapidly. The current-limit amplifier cannot respond very quickly to this event due to its limited bandwidth. Therefore, the TPS25924x incorporates a fast-trip comparator, which shuts down the pass device very quickly when $I_{OUT} > I_{FASTRIP}$, and terminates the rapid short-circuit peak current. The trip threshold is set to 60% higher than the programmed overload current limit ($I_{FASTRIP} = 1.6 \times I_{OL}$). After the transient short-circuit peak current has been terminated by the fast-trip comparator, the current limit amplifier smoothly regulates the output current to I_{OL} (see figure below).





8.4 Device Functional Modes

The TPS25924x is a hot-swap controller with integrated power switch that is used to manage current/voltage/start-up voltage ramp to a connected load. The device starts its operation by monitoring the VIN bus. When V_{VIN} exceeds the undervoltage-lockout threshold (V_{UVR}) , the device samples the EN/UVLO pin. A high level on this pin enables the internal MOSFET and also start charging the gate of external blocking FET (if connected) via the BFET pin. As VIN rises, the internal MOSFET of the device and external FET (if connected) will start conducting and allow current to flow from VIN to OUT. When EN/UVLO is held low (that is, below V_{ENF}), the internal MOSFET is turned off and BFET pin is discharged, thereby, blocking the flow of current from VIN to OUT. User also has the ability to modify the output voltage ramp time by connecting a capacitor between dV/dT pin and GND.

Having successfully completed its start-up sequence, the device now actively monitors its load current and input voltage, ensuring that the adjustable overload current limit I_{OL} is not exceeded and input voltage spikes are safely clamped to V_{OVC} level at the output. This keeps the output device safe from harmful voltage and current transients. The device also has built-in thermal sensor. In the event device temperature (T_J) exceeds T_{SHDN} , typically 150°C, the thermal shutdown circuitry will shut down the internal MOSFET thereby disconnecting the load from the supply. In the TPS259240, the output will remain disconnected (MOSFET open) until power to device is recycled or EN/UVLO is toggled (pulled low and then high). The TPS259241 device will remain off during a cooling period until device temperature falls below $T_{SHDN}-10^{\circ}\text{C}$, after which it will attempt to restart. This ON and OFF cycle will continue until fault is cleared.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS25924x is a smart eFuse. It is typically used for Hot-Swap and Power rail protection applications. It operates from 4.5 V to 18 V with programmable current limit and undervoltage protection. The device aids in controlling the in-rush current and provides precise current limiting during overload conditions for systems such as Set-Top-Box, DTVs, Gaming Consoles, SSDs/HDDs and Smart Meters. The device also provides robust protection for multiple faults on the sub-system rail.

The following design procedure can be used to select component values for the device. Alternatively, the WEBENCH® software may be used to generate a complete design. The WEBENCH® software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. Additionally, a spreadsheet design tool *TPS2592xx Design Calculator* (SLUC570) is available on web folder. This section presents a simplified discussion of the design process.

9.2 Typical Applications

9.2.1 Simple 3.7-A eFuse Protection for Set Top Boxes




Figure 39. Typical Application Schematic: Simple 3.7-A e-Fuse for STBs

9.2.1.1 Design Requirements

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range, V _{IN}	12 V
Undervoltage lockout set point, V _(UV)	Default: V _{UVR} = 4.3 V
Overvoltage protection set point, V _(OV)	Default: V _{OVC} = 15 V
Load at start-up, R _{L(SU)}	4 Ω
Current limit, I _{OL} = I _{ILIM}	3.7 A
Load capacitance, C _{OUT}	1 μF
Maximum ambient temperature, T _A	85°C



9.2.1.2 Detailed Design Procedure

The following design procedure can be used to select component values for the TPS25924x.

9.2.1.2.1 Step by Step Design Procedure

This design procedure below seeks to control the junction temperature of device under both static and transient conditions by proper selection of output ramp-up time and associated support components. The designer can adjust this procedure to fit the application and design criteria.

9.2.1.2.2 Programming the Current-Limit Threshold: R_{II IM} Selection

The R_{ILIM} resistor at the ILIM pin sets the over load current limit, this can be set using Equation 4.

$$R_{\text{ILIM}} = \frac{I_{\text{ILIM}} - 0.7}{3 \times 10^{-5}} \tag{4}$$

For $I_{OL} = I_{ILIM} = 3.7$ A, from Equation 4, $R_{ILIM} = 100$ k Ω , choose closest standard value resistor with 1% tolerance.

9.2.1.2.3 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) trip point is adjusted using the external voltage divider network of R_1 and R_2 as connected between IN, EN/UVLO and GND pins of the device. The values required for setting the undervoltage are calculated solving Equation 5.

$$V_{(UV)} = \frac{R_1 + R_2}{R_2} \times V_{ENR}$$
 (5)

Where $V_{ENR} = 1.4 \text{ V}$ is enable voltage rising threshold.

Since R_1 and R_2 will leak the current from input supply (VIN), these resistors should be selected based on the acceptable leakage current from input power supply (VIN). The current drawnby R_1 and R_2 from the power supply { $I_{R12} = V_{IN}/(R_1 + R_2)$ }.

However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, I_{R12} must be chosen to be 20x greater than the leakage current expected.

For default UVLO of $V_{UVR} = 4.3 \text{ V}$, select $R_2 = \text{OPEN}$, and $R_1 = 1 \text{ M}\Omega$. Since EN/UVLO pin is rated only to 7 V, it cannot be connected directly to $V_{IN} = 12 \text{ V}$. It has to be connected through $R_1 = 1 \text{ M}\Omega$ only, so that the pull-up current for EN/UVLO pin is limited to < 20 μ A.

The power failure threshold is detected on the falling edge of supply. This threshold voltage is 4% lower than the rising threshold, V_{UVR} . This is calculated using Equation 6.

$$V_{(PFAIL)} = 0.96 \times V_{UVR}$$
 (6)

Where V_{UVR} is 4.3 V, Power fail threshold set is 4.1 V.

9.2.1.2.4 Setting Output Voltage Ramp Time (T_{dVdT})

For a successful design, the junction temperature of device should be kept below the absolute-maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up with and without load.

The ramp-up capacitor C_{dVdT} needed is calculated considering the two possible cases:

9.2.1.2.4.1 Case 1: Start-Up without Load: Only Output Capacitance C_{OUT} Draws Current During Start-Up

During start-up, as the output capacitor charges, the voltage difference as well as the power dissipated across the internal FET decreases. The average power dissipated in the device during start-up is calculated using Equation 8.

For TPS25924x, the inrush current is determined as:

$$I_{(INRUSH)} = C_{(OUT)} \times \frac{V_{(IN)}}{T_{dVdT}}$$
(7)



Power dissipation during start-up is:

$$P_{D(INRUSH)} = 0.5 \times V_{(IN)} \times I_{(INRUSH)}$$
(8)

Equation 8 assumes that load does not draw any current until the output voltage has reached its final value.

9.2.1.2.4.2 Case 2: Start-Up with Load: Output Capacitance C_{OUT} and Load Draws Current During Start-Up

When load draws current during the turn-on sequence, there will be additional power dissipated. Considering a resistive load during start-up ($R_{L(SU)}$), load current ramps up proportionally with increase in output voltage during T_{dVdT} time. The average power dissipation in the internal FET during charging time due to resistive load is given by:

$$P_{D(LOAD)} = \left(\frac{1}{6}\right) \times \frac{V^{2}(IN)}{R_{L(SU)}}$$
(9)

Total power dissipated in the device during startup is:

$$P_D(STARTUP) = P_D(INRUSH) + P_D(LOAD)$$
 (10)

Total current during startup is given by:

$$I(STARTUP) = I(INRUSH) + I_L(t)$$
 (11)

If I_(STARTUP) > I_{OL}, the device limits the current to I_{OL} and the current limited charging time is determined by:

$$T_{dVdT(Current-Limited)} = C_{OUT} \times R_{L(SU)} \times \left[\frac{I_{OL}}{I_{(INRUSH)}} - 1 + LN \left(\frac{I_{(INRUSH)}}{I_{OL} - \frac{V_{(IN)}}{R_{L(SU)}}} \right) \right]$$

$$(12)$$

The power dissipation, with and without load, for selected start-up time should not exceed the shutdown limits as shown in Figure 40.




Figure 40. Thermal Shutdown Limit Plot

For the design example under discussion, select ramp-up capacitor C_{dVdT} = OPEN. Then, using Equation 2.

$$T_{dVdT} = 10^6 \times 12 \times (0 + 70 \text{ pF}) = 840 \text{ }\mu\text{s}$$
 (13)

The inrush current drawn by the load capacitance (C_{OUT}) during ramp-up using Equation 7.

$$I_{(INRUSH)} = 1 \,\mu\text{F} \times \frac{12}{840 \,\mu\text{s}} = 15 \,\text{mA}$$
 (14)

The inrush Power dissipation is calculated, using Equation 8.

$$P_{D(INRUSH)} = 0.5 \times 12 \times 15 \text{ m} = 90 \text{ mW}$$
 (15)



For 90 mW of power loss, the thermal shut down time of the device should not be less than the ramp-up time T_{dVdT} to avoid the false trip at maximum operating temperature. From thermal shutdown limit graph Figure 40 at $T_A = 85$ °C, for 90 mW of power, the shutdown time is infinite. So it is safe to use 0.79 ms as start-up time without any load on output.

Considering the start-up with load 4 Ω , the additional power dissipation, when load is present during start up is calculated, using Equation 9.

$$P_{D(LOAD)} = \frac{12 \times 12}{6 \times 4} = 6 \text{ W}$$
 (16)

The total device power dissipation during start up, using Equation 10 is:

$$P_{D(STARTUP)} = 6 + 90 \text{ m} = 6.09 \text{ W}$$
 (17)


From thermal shutdown limit graph at $T_A = 85^{\circ}C$, the thermal shutdown time for 6.09 W is more than 10 ms. So it is well within acceptable limits to not use an external capacitor ($C_{dV/dT}$) with start-up load of 4 Ω .

If, due to large C_{OUT} , there is a need to decrease the power loss during start-up, it can be done with increase of C_{dVdT} capacitor.

9.2.1.2.5 Support Component Selection - CVIN

 C_{VIN} is a bypass capacitor to help control transient voltages, unit emissions, and local supply noise. Where acceptable, a value in the range of 0.001 μF to 0.1 μF is recommended for C_{VIN} .

9.2.1.3 Application Curves



9.2.2 Inrush and Reverse Current Protection for Hold-Up Capacitor Application (for example, SSD)




Figure 43. Inrush and Reverse Current Protection for Hold-Up Capacitor Application (for example, SSD) (TPS25924x UVLO is used as power fail comparator)



9.2.2.1 Design Requirements

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE				
Input voltage range, V _{IN}	12 V				
Undervoltage lockout set point, V _(UV)	10.8 V				
Overvoltage protection set point, V _(OV)	Default: V _{OVC} = 15 V				
Load at start-up, R _{L(SU)}	1000 Ω				
Current limit, I _{OL} = I _{ILIM}	3 A				
Load capacitance, C _{OUT}	4700 μF				
Maximum ambient temperature, T _A	85°C				

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 Programming the Current-Limit Threshold: R_{IIIM} Selection

The R_{ILIM} resistor at the ILIM pin sets the over load current limit, this can be set using Equation 4.

For $I_{OL} = I_{ILIM} = 3$ A, from Equation 4, $R_{ILIM} = 76.8$ k Ω . Choose closest standard value resistor with 1% tolerance.

9.2.2.2.2 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) trip point is adjusted using the external voltage divider network of R₁ and R₂ as connected between IN, EN/UVLO and GND pins of the device. The values required for setting the undervoltage are calculated solving Equation 5.

For UVLO of $V_{(UV)} = 10.8 \text{ V}$, select $R_2 = 150 \text{ k}\Omega$, and $R_1 = 1 \text{ M}\Omega$.

The power failure threshold is detected on the falling edge of supply. This threshold voltage is 4% lower than the rising threshold, $V_{(UV)}$. This is calculated using Equation 6.

Where $V_{(UV)} = 10.73 \text{ V}$, Power fail threshold set is $V_{(PFAIL)} = 10.35 \text{ V}$.

9.2.2.2.3 Setting Output Voltage Ramp Time (T_{dVdT})

For a successful design, the junction temperature of device should be kept below the absolute-maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up with and without load.

For the design example under discussion, select ramp-up capacitor $C_{dVdT} = 22$ nF. Then, using Equation 2.

$$T_{dVdT} = 10^6 \text{ x } 12 \text{ x } (22 \text{ nF} + 70 \text{ pF}) = 265 \text{ ms}$$
 (18)

The inrush current drawn by the load capacitance (C_{OUT}) during ramp-up using Equation 7.

$$I_{(INRUSH)} = 4700 \ \mu F \times \frac{12}{265 \ ms} = 213 \ mA$$
 (19)

The inrush Power dissipation is calculated, using Equation 8.

$$P_{D(INRUSH)} = 0.5 \times 12 \times 213 \text{ m} = 1278 \text{ mW}$$
 (20)

Considering the start-up with load 1000 Ω , the additional power dissipation, when load is present during start up is calculated, using Equation 9.

$$P_{D(LOAD)} = \frac{12 \times 12}{6 \times 1000} = 24 \text{ mW}$$
 (21)

The total device power dissipation during start up is:


$$P_{D(STARTUP)} = 1278 + 24 = 1302 \text{ mW}$$
 (22)

From thermal shutdown limit graph at $T_A = 85$ °C, the thermal shutdown time for 1.3 W is more than 300 ms. So the device will start safely.



If CdVdT = 4.7 nF was used, the device would have tried to charge the 4700-µF output cap with inrush current of 986 mA in 57.24 ms, dissipating power of 5.94 W. This is outside the safe starting condition of the device, and would have led the device to enter thermal shutdown during start-up.

9.2.2.3 Application Curves





10 Power Supply Recommendations

The device is designed for supply voltage range of 4.5 V \leq V_{IN} \leq 18 V. If the input supply is located more than a few inches from the device an input ceramic bypass capacitor higher than 0.1 μ F is recommended. Power supply should be rated higher than the current limit set to avoid voltage droops during over current and short-circuit conditions.

10.1 Transient Protection

In case of short circuit and over load current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on value of inductance in series to the input or output of the device. Such transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- Schottky diode across the output to absorb negative spikes
- A low value ceramic capacitor ($C_{(IN)} = 0.001 \, \mu\text{F}$ to 0.1 μF) to absorb the energy and dampen the transients. The approximate value of input capacitance can be estimated with Equation 23.

$$V_{\text{SPIKE}(\text{Absolute})} = V_{\text{(IN)}} + I_{\text{(LOAD)}} \times \sqrt{\frac{L_{\text{(IN)}}}{C_{\text{(IN)}}}}$$
(23)

Where:

- V_(IN) is the nominal supply voltage
- I_(LOAD) is the load current
- L_(IN) equals the effective inductance seen looking into the source
- C_(IN) is the capacitance present at the input

Some applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and schottky diode) is shown in Figure 46.




Figure 46. Circuit Implementation with Optional Protection Components

10.2 Output Short-Circuit Measurements

It is difficult to obtain repeatable and similar short-circuit testing results. Source bypassing, input leads, circuit layout and component selection, output shorting method, relative location of the short, and instrumentation all contribute to variation in results. The actual short itself exhibits a certain degree of randomness as it microscopically bounces and arcs. Care in configuration and methods must be used to obtain realistic results. Do not expect to see waveforms exactly like those in the data sheet; every setup differs.





11 Layout

11.1 Layout Guidelines

- For all applications, a 0.01-µF or greater ceramic decoupling capacitor is recommended between IN terminal and GND. For hot-plug applications, where input power path inductance is negligible, this capacitor can be eliminated/minimized.
- The optimum placement of decoupling capacitor is closest to the IN and GND terminals of the device. Care
 must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the
 GND terminal of the IC. See Figure 47 for a PCB layout example.
- High current carrying power path connections should be as short as possible and should be sized to carry at least twice the full-load current.
- The GND terminal must be tied to the PCB ground plane at the terminal of the IC. The PCB ground should be
 a copper plane or island on the board.
- Locate all support components: R_{ILIM}, C_{dVdT} and resistors for EN/UVLO, close to their connection pin. Connect
 the other end of the component to the GND pin of the device with shortest trace length. The trace routing for
 the R_{ILIM} and C_{dVdT} components to the device should be as short as possible to reduce parasitic effects on
 the current limit and soft start timing. These traces should not have any coupling to switching signals on the
 board.
- Protection devices such as TVS, snubbers, capacitors, or diodes should be placed physically close to the
 device they are intended to protect, and routed with short traces to reduce inductance. For example, a
 protection Schottky diode is recommended to address negative transients due to switching of inductive loads,
 and it should be physically close to the OUT pins.
- Obtaining acceptable performance with alternate layout schemes is possible; however this layout has been shown to produce good results and is intended as a guideline.

11.2 Layout Example





* Optional: Needed only to suppress the transients caused by inductive load switching

Figure 47. Layout Example



12 器件和文档支持

12.1 器件支持

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 文档支持

12.2.1 相关文档

《TPS2592xx 设计计算器》(文献编号: SLUC570)

12.3 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买链接。

表	4.	相迫	白铅	辖
\sim	╼.	リロノ	$\sim \omega$	ᄓᅩ

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS259241	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS259240	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不 对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。 www.ti.com 18-Jul-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS259240DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	259240	Samples
TPS259240DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	259240	Samples
TPS259241DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	259241	Samples
TPS259241DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	259241	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-Mar-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS259240DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS259240DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS259240DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS259241DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS259241DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS259241DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS259241DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 23-Mar-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS259240DRCR	VSON	DRC	10	3000	335.0	335.0	25.0
TPS259240DRCT	VSON	DRC	10	250	182.0	182.0	20.0
TPS259240DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS259241DRCR	VSON	DRC	10	3000	346.0	346.0	33.0
TPS259241DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS259241DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS259241DRCT	VSON	DRC	10	250	210.0	185.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司