











**TPS25740B** 

ZHCSGV1C -JUNE 2017-REVISED MARCH 2018

# TPS25740B USB Type-C™ 和 USB PD 源控制器

### 1 特性

- 通过 USB PD 2.0 认证(TID 编号 1030004)并符合 USB PD 3.0 标准的供电器件
- 可通过引脚选择传输电压
  - 5V、9V、12V 和 15V
  - 5V、9V、15V 和 20V
- 可通过引脚选择峰值功率设置
  - 8个选项,取值范围为 18W 至 100W
- 高电压和安全功能集成
  - 过压、过流、过热保护以及 V<sub>BUS</sub> 放电
  - CC1 和 CC2 上具有 IEC 61000-4-2 保护
  - 故障状态下快速关断的输入引脚
  - 外部 N 沟道 MOSFET 控制
  - 3 引脚外部电源控制
  - 宽 VIN 电源 (4.65V 25V)
- 断开时的静态电流低于 10µA
- 端口连接指示器
- 用于双端口应用的自定向端口电源管理 功能

### 2 应用

- USB-PD 适配器(数据较少)
- 专用充电端口(数据较少)
- 电源集线器(数据较少)
- 移动电源
- 点烟器适配器 (CLA)

### 3 说明

TPS25740B 是完全符合 USB 电力输送 (PD) 2.0 标准 且得到认证的解决方案,可用作 USB 电源 Type-C™PD. 无需固件或外部微控制器,将其连接至电路板 即可使用。因此方便使用并可以最大限度地缩短上市时 间。该器件可提供4种电压,电压和功率最高可达 20V/100W。TPS25740B 可使用 CC 引脚自动处理所 有 USB PD 协商和握手,并可使用 CTLx 引脚选择电 源电压。使用 PCTRL 引脚可以动态降低宣传的功率以 便启用端口电源管理。TPS25740B集成了OVP、 OCP、ESD、UVLO、OTSD 和 VBUS 放电功能,从 而能够减小解决方案尺寸和节省成本,实现安全可靠的 产品设计。TPS25740B 可控制适用于 VBUS 开关的 N 通道 MOSFET, 相较于需要 P 通道 MOSFET 的解 决方案更节省系统成本。TPS25740B 的超低待机功耗 使之更易于达到能效标准和延长移动设备中的电池寿命 应用。

未连接设备时,TPS25740B 的流耗通常为 8.5μA (VDD = 3.3V 时为 5.8μA)。此外,还可以在 未连接设备时通过端口连接指示器 (DVDD) 输出来禁 用电源,从而节省更多的系统功耗。


保护 特性 包括过压保护、过流保护、过热保护、CC 引脚上的 IEC 保护以及用于禁用栅极驱动器的系统重写引脚 ( $\overline{GD}$ )。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS25740B	VQFN (24)	4.00mm x 4.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

### 简化原理图





		目录			
	特性	1 1 2 3 3 3 5 5 5 6 6 6 7 0 1 1 6 8 8 9 0 0	9 10 11 12 13	Application and Implementation  9.1 Application Information  9.2 Typical Applications  9.3 System Examples  Power Supply Recommendations  10.1 VDD  10.2 VPWR  Layout  11.1 Port Current Kelvin Sensing  11.2 Layout Guidelines  11.3 Layout Example  器件和文档支持  12.1 文档支持  12.2 接收文档更新通知  12.3 社区资源  12.4 商标  12.5 静电放电警告  12.6 术语表  机械、封装和可订购信息	
Chan	nges from Revision B (November 2017) to Revision	С			Page
	hanged t <sub>CC</sub> to 1 ms				
	Transport to the second				
Chan	ges from Revision A (September 2017) to Revision	ı B			Page
• [	上更改 说明部分				1
Chan	nges from Original (June 2017) to Revision A				Page




# 5 Device Comparison Table

	COMPLIANT				VOLTAGES (	OFFERED	
DEVICE	USB PD POWER (PDP) OPTIONS	PIN 8	PIN 11	OPTION 1	OPTION 2	OPTION 3	OPTION 4
TPS25740	15 W	EN12V	UFP	5 V	5 V, 12 V	5 V, 20 V	5 V, 12 V, 20 V
TPS25740A	15 to 45 W	EN9V	UFP	5 V	5 V, 9 V	5 V, 15 V	5 V, 9 V, 15 V
TPS25740B	15 to 93 W <sup>(1)</sup>	CTL3	ENSRC	5 V, 9 V, 12 V, 15 V	5 V, 9 V, 15 V, 20 V	N/A	N/A

<sup>(1)</sup> Up to 93 W PDP with a captive cable, and up to 60 W PDP with receptacle.

# 6 Pin Configuration and Functions



**Pin Functions** 

PIN		I/O	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
VTX	1	0	Bypass pin for transmit driver supply. Connect this pin to GND via the recommended ceramic capacitor.			
CC1	2	I/O	Itifunction configuration channel interface pin to USB Type-C. Functions include connector arity, end-device connection detect, current capabilities, and PD communication.			
CC2	3	I/O	Multifunction configuration channel interface pin to USB Type-C. Functions include connect polarity, end-device connection detect, current capabilities, and PD communication.			
GND	4	_	Power ground is associated with power management and gate driver circuits. Connect to AGND and PAD.			
HIPWR	5	I	Four-state input pin used to configure the voltages and currents that will be advertised. It may be connected directly to GND or DVDD, or it may be connected to GND or DVDD via a resistance $R_{(SEL)}$ .			
CTL1	6	0	Digital output pin used to control an external voltage regulator.			
CTL2	7	0	Digital output pin used to control an external voltage regulator.			
CTL3	8	0	Digital output pin used to control an external voltage regulator.			



# Pin Functions (continued)

PI	N		DECODED NO.
NAME	NO.	1/0	DESCRIPTION
N/C	9	_	Connect to GND.
N/C	10	_	Connect to GND.
ENSRC	11	0	Open drain output pin used to indicate when the VBUS needs to be sourced.
PSEL	12	I	A four-state input used for selecting the maximum power that can be provided. It may be connected directly to GND or DVDD, or it may be connected to GND or DVDD via a resistance $R_{(SEL)}$
DVDD	13	0	Internally regulated 1.85 V rail for external use up to 35 mA. Connect this pin to GND via the recommended bypass capacitor.
PCTRL	14	I	Input pin used to control the power that will be advertised. It may be pulled high or low dynamically.
GD	15	I	Master enable for the GDNG/GDNS gate driver. The system can drive this low to force the power path switch off.
VAUX	16	0	Internally regulated rail for use by the power management circuits. Connect this pin to GND via the recommended bypass capacitor.
VDD	17	1	Optional input supply.
AGND	18	_	Analog ground associated with monitoring and power conditioning circuits. Connect to GND and PAD.
ISNS	19	I	The ISNS input is used to monitor a VBUS-referenced sense resistor for over-current events.
VPWR	20	I	Connect to an external voltage as a source of bias power. If VDD is supplied, this supply is optional while DVDD is low.
VBUS	21	I	The voltage monitor for the VBUS line.
GDNG	22	0	High-voltage open drain gate driver which may be used to drive NMOS power switches. Connect to the gate terminal.
GDNS	23	I	High-voltage open drain gate driver which may be used to drive NMOS power switches. Connect to the source terminal.
DSCG	24	0	Discharge is an open-drain output that discharges the system VBUS line through an external resistor.
Thermal Pad		_	Connect thermal pad to GND / AGND plane.



# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	VDD , CTL1, CTL2, CTL3, ENSRC, PCTRL, CC1, CC2	-0.3	6	V
	VTX <sup>(2)</sup>	-0.3	2.1	V
	VAUX <sup>(2)</sup>	-0.3	4.5	V
Pin voltage (sustained)	GD (3)	-0.3	7	V
	HIPWR, PSEL, DVDD (2)	-0.3	2.1	V
	GDNG <sup>(2)</sup>	-0.5	40	V
	VBUS,VPWR, ISNS, DSCG, GDNS	-0.5	30	V
Pin voltage (transient for 1ms)	VBUS,VPWR, ISNS, DSCG, GDNS	-1.5	30	V
	$V_{(GDNG)} - V_{(GDNS)}$	-0.3	20	V
Pin-to-pin voltage	AGND to GND	-0.3	0.3	V
	ISNS to VBUS	-0.3	0.3	V
	CTL1, CTL2, CTL3, ENSRC		8	mA
Sinking current (average)	GD		100	μA
	DSCG		10	mA
Sinking current (transient, 50 ms pulse 0.25% duty cycle)	DSCG		375	mA
	VTX	Internal	y limited	mA
Current sourcing	CC1, CC2	Internall	y limited	mA
	VAUX	0	25	μA
Operating junction temperature range, T <sub>J</sub>		-40	125	°C
Storage temperature, T <sub>stq</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Do not apply voltage to these pins.

# 7.2 ESD Ratings<sup>(1)</sup>

			VALUE	UNIT
	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (2)	±2500	
V <sub>(ESD)</sub>		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(3)</sup>	±1000	V
(202)		IEC <sup>(4)</sup> 61000-4-2 contact discharge, CC1, CC2	±8000	
		IEC <sup>(4)</sup> 61000-4-2 air-gap discharge, CC1, CC2	±15000	

<sup>(1)</sup> This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

<sup>3)</sup> Voltage allowed to rise above Absolute Maximum provided current is limited.

<sup>(2)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(3)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(4)</sup> These results were passing limits that were obtained on an application-level test board. Individual results may vary based on implementation. Surges per IEC61000-4-2, 1999 applied between CC1/CC2 and ground of TPS25740BEVM-741 and TPS25740BEVM-741



# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

·			MIN	NOM	MAX	UNIT
	Out to be used to the	VDD	0		5.5	V
$V_{IN}$	Supply voltage	VPWR	4.65		25	V
		PCTRL, CC1, CC2, CTL1, CTL2, CTL3	0		5.5	V
V	Application to the ma	GD	0		6.5	V
VI	Applied voltage	DSCG, GDNS, VBUS	0		25	V
		HIPWR, PSEL	0		DVDD	V
VI	Pin-to-pin voltage	ISNS - VBUS	-0.1		0.1	V
	District Construction	GD	2		1.6	V
$V_{IH}$	High level input voltage	PCTRL				V
	Landard Sanatard Isaac	GD			1.6	V
$V_{IL}$	Low level input voltage	PCTRL				V
	Sinking current	CTL1, CTL2, CTL3, ENSRC			1.5	μA
		GD			80	μA
Is		DSCG, transient sinking current 50 ms pulse, 0.25% duty cycle			350	mA
		DSCG, average			5	mA
	Shunt capacitance	CC1, CC2 (C <sub>(RX)</sub> )	200	560	600	pF
		VBUS (C <sub>(PDIN)</sub> )			10	μF
0		DVDD (C <sub>(DVDD)</sub> )	0.198	0.22	0.242	μF
C <sub>S</sub>		VAUX (C <sub>(VAUX)</sub> )	0.09	0.1	0.11	μF
		VTX (C <sub>(VTX)</sub> )	0.09	0.10	0.11	μF
		VDD (C <sub>(VDD)</sub> )	0.09			μF
D	Sense resistance	Configured for 3 A		5	6.4	$m\Omega$
$R_S$	Serise resistance	Configured for 5 A		5	5.8	$m\Omega$
R <sub>(PUD)</sub>	Pull up/down resistance	HIPWR, PSEL (direct to GND or direct to DVDD)	0		1	kΩ
· 02)	•	HIPWR, PSEL (R <sub>(SEL)</sub> )	80	100	120	kΩ
		Maximum VBUS voltage of 25 V	80			Ω
R <sub>(DSCG)</sub>	Series resistance	Maximum VBUS voltage of 15 V	43			Ω
,		Maximum VBUS voltage of 6 V	20			Ω
TJ	Operating junction temperature		-40		125	°C

### 7.4 Thermal Information

		TPS25740B	
	THERMAL METRIC <sup>(1)</sup>	RGE (VQFN)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	32.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	10	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### 7.5 Electrical Characteristics

Unless otherwise stated in a specific test condition the following conditions apply:  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ;  $3 \le \text{VDD} \le 5.5 \text{ V}$ ,  $4.65 \text{ V} \le \text{VPWR} \le 25 \text{ V}$ ; HIPWR = GND, PSEL = GND,  $\overline{\text{GD}}$  = VAUX, PCTRL = VAUX, AGND = GND; VAUX, VTX, bypassed with 0.1  $\mu$ F, DVDD bypassed with 0.22  $\mu$ F; all other pins open (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voltage Con	nparator (VBUS)					
V <sub>(VBUS_RTH)</sub>	VBUS threshold (Rising voltage)		4.25	4.45	4.65	V
V <sub>(VBUS_FTH)</sub>	VBUS threshold (Falling voltage)		3.5	3.7	3.9	V
	VBUS threshold (Hysteresis)			0.75		V
Power Supp	ly (VDD, VPWR)					
		Rising voltage	2.8	2.91	2.97	
V <sub>(VDD_TH)</sub>	VDD UVLO threshold	Falling voltage	2.8	2.86	2.91	V
*(VDD_TH)	VBB 6726 direction	Hysteresis, comes into effect once the rising threshold is crossed.		0.05		•
V <sub>(VPWR_RTH)</sub>	VPWR UVLO threshold rising	Rising voltage	4.2	4.45	4.65	V
V <sub>(VPWR_FTH)</sub>	VPWR UVLO threshold falling	Falling voltage	3.5	3.7	3.9	V
	VPWR UVLO threshold hysteresis	Hysteresis, comes into effect once the rising threshold is crossed.		0.75		V
	Supply current drawn from VDD in sleep	VPWR = 0 V, VDD = 5 V, CC1 and CC2 pins are open.		9.2	20	μΑ
	mode	VPWR = 0 V, VDD = 5 V,CC1 pin open, CC2 pin tied to GND.		94	150	μΑ
	Supply current drawn from VPWR in	VPWR = 5 V, VDD = 0 V, CC1 and CC2 pins are open.		8.5	15	μΑ
	sleep mode	VPWR = 5 V, VDD = 0 V, CC1 pin open, CC2 pin tied to GND.		90	140	μΑ
I <sub>(SUPP)</sub>	Operating current while sink attached	PD Sourcing active, VBUS = 5 V, VPWR = 5 V, VDD = 3.3 V	1	1.8	3	mA
Over/Under	Voltage Protection (VBUS)					
	Fast OVP threshold, always enabled	5 V PD contract	5.8	6.05	6.3	V
		9 V PD contract	10.1	10.55	11.0	V
$V_{(FOVP)}$		12 V PD contract	13.2	13.75	14.3	V
		15 V PD contract	16.2	16.95	17.7	V
		20 V PD contract	22.1	23.05	24.0	V
		5 V PD contract	5.5	5.65	5.8	V
		9 V PD contract	10	10.2	10.4	V
V <sub>(SOVP)</sub>	Slow OVP threshold, disabled during	12 V PD contract	13.1	13.4	13.7	V
(,	voltage transitions. (See Figure 1)	15 V PD contract	16.3	16.5	17	V
		20 V PD contract	21.5	22.0	22.5	V
		5 V PD contract	3.5	3.65	3.8	V
		9 V PD contract	6.8	6.95	7.1	V
V <sub>(SUVP)</sub>	UVP threshold, disabled during voltage	12 V PD contract	9.2	9.45	9.7	V
(6671)	transitions (See Figure 1)	15 V PD contract	11.7	11.95	12.2	V
		20 V PD contract	15.7	16.1	16.5	V
VAUX		1				
V <sub>(VAUX)</sub>	Output voltage	$0 \le I_{(VAUX)} \le I_{(VAUXEXT)}$	2.875	3.2	4.1	V
(*NON)	VAUX current limit	(MON) (MONENT)	1		5	mA
I <sub>(VAUXEXT)</sub>	External load that may be applied to VAUX.		·		25	μA
DVDD		1				
V <sub>(DVDD)</sub>	Output voltage	0 mA $\leq$ I <sub>(DVDD)</sub> $\leq$ 35 mA, CC1 or CC2 pulled to ground via 5.1 k $\Omega$ , or both CC1 and CC2 pulled to ground via 1 k $\Omega$	1.75	1.85	1.95	V
	Load regulation	Overshoot from V <sub>(DVDD)</sub> , 10-mA minimum, 0.198-µF bypass capacitor	1.7		2	V
	Current limit	DVDD tied to GND	40		150	mA



### **Electrical Characteristics (continued)**

Unless otherwise stated in a specific test condition the following conditions apply:  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ;  $3 \le \text{VDD} \le 5.5 \text{ V}$ ,  $4.65 \text{ V} \le \text{VPWR} \le 25 \text{ V}$ ; HIPWR = GND, PSEL = GND,  $\overline{\text{GD}} = \text{VAUX}$ , PCTRL = VAUX, AGND = GND; VAUX, VTX, bypassed with  $0.1 \mu\text{F}$ , DVDD bypassed with  $0.22 \mu\text{F}$ ; all other pins open (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VTX						
	Output voltage	Not transmitting or receiving, 0 to 2 mA external load	1.050	1.125	1.200	V
	Current limit	VTX tied to GND	2.5		10	mA
ate Driver	Disable (GD)				•	
,	Innuit analyla threadylid valtage	Rising voltage	1.64	1.725	1.81	V
$V_{(GD\_TH)}$	Input enable threshold voltage	Hysteresis		0.15		V
/ <sub>(GDC)</sub>	Internal clamp voltage	I <sub>(GD)</sub> = 80 μA	6.5	7	8.5	V
R <sub>(GD)</sub>	Internal pulldown resistance	From 0 V to 6 V	3	6	9.5	МΩ
Discharge (	DSCG) (1)(2)				•	
/ <sub>(DSCGT)</sub>	ON state (linear)	I <sub>(DSCG)</sub> = 100 mA	0.15	0.42	1	V
(DSCGT)	ON state (saturation)	V <sub>(DSCG)</sub> = 4 V, pulsed mode operation	220	553	1300	mA
R <sub>(DSCGB)</sub>	Discharge bleeder	While CC1 is pulled down by 5.1 k $\Omega$ and CC2 is open, $V_{(DSCG)} = 25 \text{ V}$	6.6	8.2	10	kΩ
	Leakage current	0 V ≤ V <sub>(DSCG)</sub> ≤ 25 V			2	μA
N-ch MOSF	ET Gate Driver (GDNG,GDNS)					
(GDNON)	Sourcing current	$0 \text{ V} \le V_{(GDNS)} \le 25 \text{ V},$ $0 \text{ V} \le V_{(GDNG)} - V_{(GDNS)} \le 6 \text{ V}$	13.2	20	30	μΑ
$I_{(GDNON)}$	Sourcing voltage while enabled $(V_{(GDNG)} - V_{(GDNS)})$	$0 \text{ V} \le V_{(GDNS)} \le 25 \text{ V}, I_{(GDNON)} \le 4  \mu\text{A}, \\ \text{VDD} = 0 \text{ V}$	8.5		12	V
R <sub>(GDNGOFF)</sub>	Sinking strength while disabled	$V_{(GDNG)} - V_{(GDNS)} = 0.5 \text{ V},$ $0 \le V_{(GDNS)} \le 25 \text{ V}$		150	300	Ω
	Sinking strength UVLO (safety)	VDD = 1.4 V, V <sub>(GDNG)</sub> = 1 V, V <sub>(GDNS)</sub> = 0 V, VPWR = 0 V		145		μΑ
	Sinking strength OVLO (salety)	$VPWR = 1.4 \text{ V}, V_{(GDNG)} = 1 \text{ V}, V_{(GDNS)} = 0 \text{ V}, VDD = 0 \text{ V}$		145		μΑ
	Off-state leakage	$V_{(GDNS)} = 25 \text{ V}, V_{(GDNG)} \text{ open}$			7	μΑ
Power Cont	trol Input (PCTRL)					
,	Threshold voltage <sup>(3)</sup>	Voltage rising	1.65	1.75	1.85	V
(PCTRL_TH)	Threshold voltage	Hysteresis		100		mV
	Input resistance	$0 \text{ V} \leq V_{(PCTRL)} \leq V_{(VAUX)}$	1.5	2.9	6	$M\Omega$
/oltage Sel	ect (HIPWR), Power Select (PSEL)(4)					
	Leakage current	$ \begin{array}{c c} 0 \ V \leq V_{(HIPWR)} \leq V_{(DVDD)}, \\ 0 \ V \leq V_{(PSEL)} \leq V_{(DVDD)} \end{array} $	-1		1	μΑ
Port Status	and Voltage Control (CTL1, CTL2, CTL3, $\overline{\textbf{I}}$	ENSRC) <sup>(5)</sup>				
/ <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 4 mA sinking			0.4	٧
	Leakage current (6)	In Hi-Z state, $0 \le V_{(CTLx)} \le 5.5 \text{ V}$ or $0 \le V_{\overline{ENSRC}} \le 5.5 \text{V}$	-0.5		0.5	μΑ
ransmitter	Specifications (CC1, CC2)					
R <sub>TX</sub>	Output resistance (zDriver from USB PD in 文档支持)	During transmission	33	45	75	Ω
/ <sub>(TXHI)</sub>	Transmit high voltage	External Loading per Figure 27	1.05	1.125	1.2	٧
/ <sub>(TXLO)</sub>	Transmit low voltage	External Loading per Figure 27	-75		75	mV
	pecifications (CC1, CC2)					
/ <sub>(RXHI)</sub>	Receive threshold (rising)		800	840	885	mV
V <sub>(RXLO)</sub>	Receive threshold (falling)		485	525	570	mV
	Receive threshold (Hysteresis)			315		mV

- (1) If T<sub>J1</sub> is perceived to have been exceeded an OTSD occurs and the discharge FET is disabled.
- (2) The discharge pull-down is not active in the sleep mode.
- (3) When voltage on the PCTRL pin is less than  $V_{(PCTRL\_TH)}$ , the amount of power advertised is reduced by half.
- (4) Leaving HIPWR or PSEL open is an undetermined state and leads to unpredictable behavior.
- (5) These pins are high-z during a UVLO, reset, or in Sleep condition.
- (6) The pins were designed for less leakage, but testing only verifies that the leakage does not exceed 0.5 µA.



### **Electrical Characteristics (continued)**

Unless otherwise stated in a specific test condition the following conditions apply:  $-40^{\circ}\text{C} \le T_{\text{J}} \le 125^{\circ}\text{C}$ ;  $3 \le \text{VDD} \le 5.5 \text{ V}$ ,  $4.65 \text{ V} \le \text{VPWR} \le 25 \text{ V}$ ; HIPWR = GND, PSEL = GND,  $\overline{\text{GD}} = \text{VAUX}$ , PCTRL = VAUX, AGND = GND; VAUX, VTX, bypassed with  $0.1 \mu\text{F}$ , DVDD bypassed with  $0.22 \mu\text{F}$ ; all other pins open (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(INT)</sub>	Amplitude of interference that can be tolerated	Interference is 600 kHz square wave, rising 0 to 100 mV.			100	mV
(,	tolerated	Interference is 1 MHz sine wave			1	$V_{PP}$
DFP Speci	fications (CC1, CC2)					
		In standard Rp mode <sup>(7)</sup> , voltage rising	1.52	1.585	1.65	V
V <sub>(DSTD)</sub>	Detach threshold when cable is detached.	Hysteresis		0.02		V
. ,		In 1.5 A Rp mode <sup>(8)</sup> , voltage rising	1.52	1.585	1.65	V
V <sub>(D1.5)</sub>		Hysteresis		0.02		V
.,		In 3 A Rp mode <sup>(9)</sup> , voltage rising	2.50	2.625	2.75	V
V <sub>(D3.0)</sub>		Hysteresis		0.05		V
V <sub>(OCN)</sub>		normal mode	2.75		4.35	V
V <sub>(OCDS)</sub>	Unloaded output voltage on CC pin	VPWR = 0 V (in UVLO) or in sleep mode	1.8		5.5	V
I <sub>(RPSTD)</sub>		In standard Rp mode1, CCy open, 0 V ≤ V <sub>CCx</sub> ≤ 1.5 V (vRd)	64	80	96	μA
I <sub>(RP1.5)</sub>	Loaded output current while connected through CCx	In 1.5 A Rp mode 2, CCy open, 0 V ≤ V <sub>CCx</sub> ≤ 1.5 V (vRd)	166	180	194	μA
I <sub>(RP3.0)</sub>		In 3 A Rp mode 3, CCy open, 0 V ≤ V <sub>CCx</sub> ≤ 1.5 V (vRd)	304	330	356	μΑ
V <sub>(RDSTD)</sub>	Ra, Rd detection threshold (falling)	In standard Rp mode1, 0 V ≤ V <sub>CCx</sub> ≤ 1.5 V (vRd)	0.15	0.19	0.23	٧
(NDSTD)		Hysteresis		0.02		V
V <sub>(RD1.5)</sub>		In 1.5 A Rp mode2, CCy open $0 \text{ V} \leq \text{V}_{\text{CCx}} \leq 1.5 \text{ V (vRd)}$	0.35	0.39	0.43	٧
(RD1.5)	3,	Hysteresis		0.02		V
V <sub>(RD3.0)</sub>		In 3 A Rp mode3, CCy open 0 V ≤ V <sub>CCx</sub> ≤ 1.5 V (vRd)	0.75	0.79	0.83	V
(1120.0)		Hysteresis		0.02		V
V <sub>(WAKE)</sub>	Wake threshold (rising and falling), exit from sleep mode	VPWR = 4.65 V , 0 V ≤ V <sub>DD</sub> ≤ 3 V <sup>(10)</sup>	1.6		3.0	V
I <sub>(DSDFP)</sub>	Output current on CCx in sleep mode to detect Ra removal	CCx = 0V, CCy floating	40	73	105	μΑ
OverCurre	nt Protection (ISNS, VBUS)					
		Specified as $V_{(ISNS)}$ - $V_{(VBUS)}$ . 3.5 $V^{(11)} \le VBUS \le 25 V$				
$V_{I(TRIP)}$	Current trip shunt voltage	HIPWR: 5 A not enabled	19.2		22.6	mV
		HIPWR = DVDD (5 A enabled)	29		34	mV
OTSD						
_	- (12)	T <sub>J</sub> ↑	125	135	145	
T <sub>J1</sub>	Die temperature (Analog) <sup>(12)</sup>	Hysteresis		10		°C
	2	T₁↑	140	150	163	
$T_{J2}$	Die temperature (Analog) (13)					°C

<sup>(7)</sup> Standard Rp mode is active after a USB Type-C sink, debug accessory, or audio accessory is attached until the first USB PD message is transmitted (after GDNG has been enabled).

<sup>(8) 1.5</sup> A Rp mode is active after a USB PD message is received.

<sup>(9) 3</sup> A Rp mode is active after GDNG has been enabled until a USB PD message is received.

<sup>(10)</sup>  $V_{WAKE} < V_{OCDS}$  is always true.

<sup>(11)</sup> Common mode minimum aligns to VBUS UVLO. VBUS must be above its UVLO for the OCP function to be active.

<sup>(12)</sup> When T<sub>.11</sub> trips a hard reset is transmitted and discharge is disabled, but the bleed discharge is not disabled.

<sup>(13)</sup> T<sub>J2</sub> trips only when some external heat source drives the temperature up. When it trips the DVDD, and VAUX power outputs are turned off



### 7.6 Timing Requirements

Unless otherwise stated in a specific test condition the following conditions apply:  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ;  $3 \le \text{VDD} \le 5.5 \text{ V}$ ,  $4.65 \text{ V} \le \text{VPWR} \le 25 \text{ V}$ ; HIPWR = GND, PSEL = GND,  $\overline{\text{GD}}$  = VAUX, PCTRL = VAUX, AGND = GND; VAUX, VTX, bypassed with 0.1  $\mu$ F, DVDD bypassed with 0.22  $\mu$ F; all other pins open (unless otherwise noted)

			MIN	NOM	MAX	UNIT
t <sub>FOVPDG</sub>	Deglitch for fast over-voltage protection			5		μs
t <sub>OCP</sub>	Deglitch filter for over-current protection				15	μs
	Time power is applied until CC1 and CC2 pull-ups are applied.	$V_{(VPWR)} > V_{(VPWR\_TH)} OR$ $V_{(VDD)} > V_{(VDD\_TH)}$		2.5	4	ms
t <sub>CC</sub>	Falling/Rising voltage deglitch time for detection on CC1 and CC2			1		ms
Transmitt	er Specifications (CC1, CC2)					
t <sub>UI</sub>	Bit unit Interval		3.05	3.3	3.70	μs
	Rise/fall time, t <sub>Fall</sub> and t <sub>Rise</sub> (refer to USB PD in 文档支持)	External Loading per Figure 27	300		600	ns



### 7.7 Switching Characteristics

Unless otherwise stated in a specific test condition the following conditions apply:  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ;  $3 \le \text{VDD} \le 5.5 \text{ V}$ ,  $4.65 \text{ V} \le \text{VPWR} \le 25 \text{ V}$ ; HIPWR = GND, PSEL = GND,  $\overline{\text{GD}}$  = VAUX, PCTRL = VAUX, AGND = GND; VAUX, VTX, bypassed with 0.1  $\mu$ F, DVDD bypassed with 0.22  $\mu$ F; all other pins open (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
$t_{VP}$	Delay from enabling external NFET until under-voltage and OCP protection are enabled	VBUS = GND	190		ms
t <sub>STL</sub>	Source settling time, time from CTL1, CTL2, or CTL3 being changed until a PS_RDY USB PD message is transmitted to inform the sink is may draw full current. (refer to USB PD in 文档支持)		260		ms
t <sub>SR</sub>	Time that GDNG is disabled after a hard reset. This is t <sub>SrcRecover</sub> . (refer to USB PD in 文档支持)	$T_{\rm J} > T_{\rm J1}$	765		ms
t <sub>HR</sub>	Time after hard reset is transmitted until GDNG is disabled. This is t <sub>PSHardReset</sub> . (refer to USB PD in 文档支持)		30		ms
t <sub>CCDeb</sub>	Time until ENSRC is pulled low after sink attachment, this is the USB Type-C required debounce time for attachment detection called t <sub>CCDebounce</sub> . (refer to USB Type-C in 文档支持)		185		ms
t <sub>ST</sub>	Delay after sink request is accepted until CTL1, CTL2, or CTL3 is changed. This is called t <sub>SnkTransition</sub> . (refer to USB PD in 文档支持)		30		ms
t <sub>FLT</sub>	The time in between hard reset transmissions in the presence of a persistent supply fault.	GD = GND or VPWR = GND, sink attached	1395		ms
t <sub>SH</sub>	The time in between retries (hard reset transmissions) in the presence of a persistent VBUS short.	VBUS = GND, sink attached	985		ms
t <sub>ON</sub>	The time from ENSRC being pulled low until a hard reset is transmitted. Designed to be greater than t <sub>SrcTurnOn</sub> . (refer to USB PD in 文档支持)	GD = 0 V or VPWR = 0 V	600		ms
	Retry interval if USB PD sink stops communicating without being removed or if sink does not communicate after a fault condition. Time GDNG remains enabled before a hard reset is transmitted. This is the t <sub>NoResponse</sub> time. (refer to USB PD in 文档支持)	Sink attached	4.8		s
t <sub>DVDD</sub>	Delay before DVDD is driven high	After sink attached		5	ms
t <sub>GDoff</sub>	Turnoff delay, time until $V_{(\underline{GDNG})}$ is below 10% of its initial value after the GD pin is low	$V_{\overline{GD}}$ : 5 V $\rightarrow$ 0 V in < 0.5 $\mu s$		5	μs
t <sub>FOVP</sub>	Response time when VBUS exceeds the fast-OVP threshold	VBUS ↑ to GDNG OFF (V <sub>(GDNG)</sub> below 10% its initial value)		30	μs
	OCP large signal response time	5 A enabled, $V_{\text{(ISNS)}}$ - $V_{\text{(VBUS)}}$ : 0 V $\rightarrow$ 42 mV measured to GDNG transition start		30	μs
	Time until discharge is stopped after T <sub>J1</sub> is exceeded.	0 V ≤ V <sub>(DSCG)</sub> ≤ 25 V		10	μs
	Digital output fall time	$\begin{array}{l} V_{(PULLUP)} = 1.8 \text{ V, } C_L = 10 \text{ pF,} \\ R_{(PULLUP)} = 10 \text{ k}\Omega, V_{(CTLx)} \text{ or} \\ V_{(\overline{ENSRC})} : 70\% \text{ V}_{PULLUP} \rightarrow 30\% \\ V_{PULLUP} \end{array}$	20	300	ps




Figure 1. Timing Illustration for  $t_{VP}$ ,  $t_{ST}$  and  $t_{STL}$ , After Sink Attachment Negotiation to 12 V Then Back to 5 V.  $V_{(SOVP)}$  and  $V_{(SUVP)}$  are Disabled Around Voltage Transitions.




Figure 2. Timing Illustration for  $t_{HR}$  and  $t_{SR}$ , After Sink Attachment with Persistent  $T_J > T_{J1}$ 






Figure 3. Timing Illustration for  $t_{\text{CcDeb}}$  and  $t_{\text{VP}},$  Under Persistent Fault Condition




Figure 4. Timing Illustration for t<sub>SH</sub> and t<sub>VP</sub>, with VBUS Shorted to Ground




Figure 5. Timing Illustration for ton






Figure 6. Timing Illustration for ton




Figure 7. Timing Diagram for ENSRC and GDNG After Receiving a Hard Reset







Figure 8. Timing Diagram for ENSRC and GDNG After Transmitting a Hard Reset


### TEXAS INSTRUMENTS

### 7.8 Typical Characteristics





### **Typical Characteristics (continued)**





### 8 Detailed Description

#### 8.1 Overview

The TPS25740B and supporting circuits perform the functions required to implement a USB Power Delivery (PD) 2.0 as a provider-only and a USB Type-C revision 1.2 source. It uses its CC pins to detect the attachment of a sinking device or upward facing port (UFP) and to determine which of CC1 or CC2 is connected to the CC wire of the cable. It then communicates over the CC wire in the cable bundle using USB PD to offer a set of voltages and currents. USB PD is a technology that utilizes the ubiquitous USB communications and hardware infrastructure to extend the amount of power available to devices from the 7.5 W range for USB BC1.2 to as high as 100 W in a dock. It is a compatible overlay to USB 2.0 and USB 3.0, coexisting with the existing 5 V powered universe of devices by use of adapter cables. Some basic characteristics of this technology relevant to the device include:

- Increased power achieved by providing higher current and/or higher voltage.
- New 3 A cable and 5 A connector to support greater than the traditional 1.5 A.
  - Cables have controlled voltage drop
- Voltages greater than 5 V are negotiated between PD partners.
  - Standard 5 V is always the default source voltage.
  - Voltage and current provisions are negotiated between PD partners.
- PD partners negotiate over the CC line to avoid conflict with existing signaling (that is, D+, D-)
- Layered communication protocol defined including PHY, Protocol Layer, Policy Engine, and Device Policy Manager all implemented within the device.
- The Type-C connector standard implements pre-powerup signaling to determine:
  - Connector orientation
  - Source 5-V capability
  - Detect through connection of a UFP (upward facing port) to a DFP (downward facing port).
  - Detection of when the connected UFP is disconnected. VBUS is unpowered until a through-connection is present

Figure 21 and Figure 22 show a typical configuration for the device.





Figure 21. Schematic 1



### **Overview (continued)**



Copyright © 2016, Texas Instruments Incorporated

Figure 22. Schematic 2

### 8.1.1 VBUS Capacitance


The USB Type-C specification requires that the capacitance on the VBUS pin of an empty receptacle be below  $10~\mu F$ . This is to protect legacy USB sources that are not designed to handle the larger inrush capacitance and which may be connected via an A-to-C cable. For applications with USB Type-C receptacles and large bulk capacitance, this means back-to-back blocking FETs are required as shown in Figure 21. However, for applications with a USB Type-C plug (that is, a captive cable) this requirement does not apply since an adaptor cable with a USB Type-C receptacle and a Type-A plug is not defined or allowed by the USB I/F. Figure 22 is a schematic for such applications.

#### 8.1.2 USB Data Communications

The USB Power Delivery specification requires that sources such as the device advertise in the source capabilities messages they transmit whether or not they are in a product that supports USB data communications. The device has this bit hard-coded to 0.



#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 8.3 Feature Description

This section describes the features associated with each pin for the device.

#### 8.3.1 ENSRC

ENSRC is an open-drain output pin used to indicate whether voltage is being provided to the port. ENSRC goes low when a sink is attached to the port and VBUS is low. A sink attachment is detected when the voltage on one (not both) of the CC pins remains between  $V_{(RDSTD)}$  and  $V_{(DSTD)}$  for  $t_{CcDeb}$  and the voltage on the VBUS pin is below  $V_{(VBUS\_FTH)}$ . After being pulled low, ENSRC remains low until TPS25740B determines that it should remove voltage from the port at which time it goes to high-z. In some applications, the ENSRC pin may be used to disable the power supply instead of using a blocking NFET (See Using ENSRC to Enable the Power Supply upon Sink Attachment).

#### 8.3.2 USB Type-C CC Logic (CC1, CC2)

The device uses a current source to implement the pull up resistance USB Type-C requires for Sources. While waiting for a valid connection, the device applies a default pullup of  $I_{(RPSTD)}$ . A sink attachment is detected when the voltage on one (not both) of the CC pins remains between  $V_{(RDSTD)}$  and  $V_{(DSTD)}$  for  $t_{CcDeb}$  and the voltage on the VBUS pin is below  $V_{(VBUS\_FTH)}$ . Then after turning on VBUS and disabling the Rp current source for the CCx pin not connected through the cable, the device applies  $I_{(RP3.0)}$  to advertise 3 A to non-PD sinks. Finally, if it is determined that the attached sink is PD-capable, the device applies  $I_{(RP1.5)}$ . During this sequence if the voltage on the monitored CC pin exceeds the detach threshold then the device removes VBUS and begins watching for a sink attachment again.

The TPS25740B digital logic selects the current source switch as illustrated in Figure 23. The schematic shown is replicated for each CC pin.






Figure 23. USB Type-C Rp Current Sources and Detection Comparators

If the voltage on both CC pins remains above  $V_{(RDSTD)}$  for  $t_{CcDeb}$ , then the device goes to the sleep mode. In the sleep mode a less accurate current source is applied and a less accurate comparator watches for attachment (see  $V_{(WAKE)}$ , and  $I_{(DSDFP)}$ ).

#### 8.3.3 USB PD BMC Transmission (CC1, CC2, VTX)

An example of the BMC signal, specifically the end of the preamble and beginning of start-of-packet (SOP) is shown below. There is always an edge at the end of each bit or unit interval, and ones have an edge half way through the unit interval.




Figure 24. BMC Encoded End of Preamble, Beginning of SOP



While engaging in USB PD communications, the device is applying  $I_{(RP1.5)}$  or  $I_{(RP3.0)}$ , so the CC line has a DC voltage of 0.918 V or 1.68 V, respectively. When the BMC signal is transmitted on the CC line, the transmitter overrides this DC voltage as shown in Figure 25. The transmitter bias rail (VTX) is internally generated and may not be used for any other purpose in the system. The VTX pin is only high while the TPS25740B is transmitting a USB PD message.





Figure 25. USB PD BMC Transmission on the CC Line

The device transmissions meet the eye diagram USB PD requirements (refer to USB PD in 文档支持) across the recommended temperature range. Figure 26 shows the transmitter schematic.



Copyright © 2016, Texas Instruments Incorporated

Figure 26. USB PD BMC Transmitter Schematic

The transmit eye diagram shown in Figure 28 was measured using the test load shown in Figure 27 with a  $C_{\text{LOAD}}$  within the allowed range. The total capacitance  $C_{\text{LOAD}}$  is computed as:


$$C_{LOAD} = C_{(RX)} + C_{CablePlug} \times 2 + Ca + C_{Receiver}$$
 (1)

Where:

- 200 pF  $< C_{(RX)} < 600 pF$
- C<sub>CablePlug</sub> < 25 pF</li>
- Ca < 625 pF</li>
- 200 pF < C<sub>Receiver</sub> < 600 pF</li>

Therefore,  $400 \text{ pF} < C_{LOAD} < 1850 \text{ pF}.$ 





Copyright © 2016, Texas Instruments Incorporated

Figure 27. Test Load for BMC Transmitter

Figure 28 shows the transmit eye diagram for the TPS25740B.




Figure 28. Transmit Eye Diagram (BMC)



### 8.3.4 USB PD BMC Reception (CC1, CC2)

The device BMC receiver follows the USB PD requirements (refer to USB PD in 文档支持) using the schematic shown in Figure 29.

The device low-pass filter design and receiver threshold design allows it to reject interference that may couple onto the CC line from a noisy VBUS power supply or any other source (refer to  $V_{(INT)}$ ).




Figure 29. USB PD BMC Receiver Schematic

#### 8.3.5 Discharging (DSCG, VPWR)

The DSCG pin allows for two different pull-downs that are used to apply different discharging strengths. In addition, the VPWR pin is used to apply a load to discharge the power supply bulk capacitance.


If too much power is dissipated by the device (that is, the  $T_{J1}$  temperature is exceeded) an OTSD occurs that disables the discharge FET; therefore, an external resistor is recommended in series with the DSCG pin to absorb most of the dissipated power. The external resistor  $R_{(DSCG)}$  should be chosen such that the current sunk by the DSCG pin does not exceed  $I_{(DSCGT)}$ .

The VPWR pin should always be connected to the supply side (as opposed to the connector side) of the power-path switch (Figure 30 shows one example). This pin is monitored before enabling the GDNG gate driver to apply the voltage to the VBUS pin of the connector.

From sink attachment, and while the device has not finalized a USB PD contract, the device applies R<sub>(DSCGB)</sub>.

Also from sink attachment, and while the device has not finalized a USB PD contract, the device draws  $I_{(SUPP)}$  through the VPWR pin even if VDD is above its UVLO. This helps to discharge the power supply source.





Copyright © 2016, Texas Instruments Incorporated

Figure 30. Discharge Schematic

The discharge procedure used in the device is intended to allow the DSCG pin to help pull the power supply down from high voltage, and then also pull VBUS at the connector down to the required level (refer to USB PD in 文档支持).

### 8.3.5.1 Discharging after a Fault (VPWR)

There are two types of faults that cause the TPS25740B to begin a full discharge of VBUS: Slow-shutdown faults and fast-shutdown faults. When a slow-shutdown fault occurs, the device does not disable GDNG until after VBUS is measured below  $V_{(SOVP)}$  for a 5V contract. When a fast-shutdown fault occurs, the device disables GDNG immediately and then discharges the connector side of the power-path. In both cases, the bleed discharge is applied to the DSCG pin and  $I_{(SUPP)}$  is drawn from the VPWR

Slow-shutdown faults that do not include transmitting a hard reset:

- Receiving a Hard Reset signal (25 ms < t<sub>ShutdownDelay</sub> < 35 ms)</li>
- Cable is unplugged (t<sub>ShutdownDelay</sub> < 20 μs)</li>

Slow-shutdown faults that include transmitting hard reset (25 ms <  $t_{ShutdownDelay}$  < 35 ms)

- T<sub>J</sub> exceeds T<sub>J1</sub> (an overtemperature event)
- Low voltage alarm occurring outside of a voltage transition
- High voltage alarm occurring outside of a voltage transition (but not high enough to cause OVP)
- Receiving an unexpected PD message during a voltage transition
- Failure of power supply to transition voltages within required time of 600 ms (t<sub>PSTransition</sub> (refer to USB PD in 文档支持).
- A Soft Reset USB PD message is not acknowledged or Accepted (refer to USB PD in 文档支持).
- A Request USB PD message is not received in the required time (refer to USB PD in 文档支持).
- Failure to discharge down to 0.725 V after a fault of any kind.



Fast-shutdown faults (hard reset always sent):

- Fast OVP event occurring at any time.
- OCP event occurring at any time starting from the transmission of the first USB PD message.
  - VBUS falling below V<sub>(VBUS FTH)</sub> is treated as an OCP event.
- GD falling edge

The DSCG pin is used to discharge the supply line after a slow-shutdown fault occurs. Figure 31 illustrates the signals involved. Depending on the specific slow-shutdown fault the time  $t_{ShutdownDelay}$  in Figure 31 is different as indicated in the list above. If the slow-shutdown fault triggers a hard reset, it is sent at the beginning of the  $t_{ShutdownDelay}$  period. However, the device behavior after the time  $t_{ShutdownDelay}$  is the same for all slow-shutdown faults. After the  $t_{ShutdownDelay}$  period, the device sets CTL1, CTL2, and CTL3 to select 5 V from the power supply and puts the DSCG pin into its ON state (Full Discharge). This discharging continues until the voltage on the VBUS pin reaches  $V_{(SOVP)}$  for a 5-V contract. The device then disables GDNG and again puts the DSCG pin into its ON state. This discharging state lasts until the voltage on VBUS reaches 0.725 V (nominal). If the discharge does not complete within 650 ms, then the device sends a Hard Reset signal and the process repeats. In Figure 31, the times labeled as  $t_{15\rightarrow 5}$  and  $t_{5\rightarrow 0}$  can vary, they depend on the size of the capacitance to be discharged and the size of the external resistor between the DSCG pin and VBUS. The time labeled as  $t_{8}$  is a function of how quickly the NFET opens.




Figure 31. Illustration of Slow-Shutdown VBUS Discharge

Figure 32 illustrates a similar discharge procedure for fast-shutdown faults. The main difference from Figure 31 is that the NFET is opened immediately. It is assumed for the purposes of this illustration that the power supply output capacitance (that is,  $C_{(SOURCE)}$  in the reference schematics shown in Figure 21 and Figure 22) is not discharged by the power supply itself, but the VPWR pin is bleeding current from that capacitance. The VPWR pin then draws  $I_{(SUPP)}$  after GDNG disables the external NFET. So, as shown in the figure, the VPWR voltage discharges slowly, while the VBUS pin is discharged once the full discharge is enabled. If the voltage on the VPWR pin takes longer than  $t_{15\to 5}+t_{5\to 0}+0.765s$  to discharge below  $V_{(FOVP)}$ , then it causes an OVP event and the process repeats.






Figure 32. Illustration of Fast-Shutdown Discharge

If the discharge does not complete successfully it is treated as a slow-shutdown fault, and the device repeats the discharge procedure until it does complete successfully. Once the discharge completes successfully as described above (that is, VBUS on connector is below 0.725 V), the device waits for 0.765 s (nominal) before trying to source VBUS again.

#### 8.3.6 Configuring Voltage Capabilities (HIPWR)

The voltages advertised to USB PD-capable sinks can be configured to one of two different sets. Note that changing the state of the PCTRL pin forces capabilities to be re-transmitted. The device reads the HIPWR pin after a reset and latches the result.

Table 1. Voltage Programming (TPS25740B)

HIPWR PIN	VOLTAGES ADVERTISED via USB PD [V]		
Connected to DVDD or GND directly	5, 9, 15, 20		
Connected to DVDD or GND via R <sub>(SEL)</sub>	5, 9, 12, 15		

### 8.3.7 Configuring Power Capabilities (PSEL, PCTRL, HIPWR)

The power advertised to non-PD Type-C Sinks is always 15 W. However, the device only advertises Type-C default current until it debounces the Sink attachment for  $t_{CcDeb}$  and the VBUS voltage has been given  $t_{VP}$  to stabilize.



The device does not communicate with the cable to determine its capabilities. Therefore, unless the device is in a system with a captive cable able to support 5 A, the HIPWR pin should be used to limit the advertised current to 3 A.

PCTRL is an input pin used to control how much of the maximum allowed power the port will advertise. This pin may be changed dynamically in the system and the device automatically updates any existing USB PD contract. If the PCTRL pin is pulled below  $V_{(PCTRL\_TH)}$ , then the source capabilities offers half of the maximum power specified by the PSEL pin.

The devices read the PSEL and HIPWR pins after a reset and latches the result, but the PCTRL pin is read dynamically by the device and if its state changes new capabilities are calculated and then transmitted.

While USB PD allows advertising a power of 100 W, UL certification for Class 2 power units (UL 1310) requires the maximum power remain below 100 W. The device only advertises up to 4.65 A for a 20-V contract, this allows the  $V_{BUS}$  overshoot to reach 21.5 V as allowed by USB PD while remaining within the UL certification limits. Therefore, the device allows delivering 100 W of power without adding additional voltage tolerance constraints on the power supply.

The PSEL pin offers four possible maximum power settings, but the devices can actually advertise more power settings depending upon the state of the HIPWR and PCTRL pins. Table 2 summarizes the four maximum power settings that are available via PSEL, again note this is not necessarily the maximum power that is advertised.

 MAXIMUM POWER (PSEL) [W]
 PSEL

 P(SEL) = 36
 Direct to GND

 P(SEL) = 45
 DVDD via R(SEL)

 P(SEL) = 65
 GND via R(SEL)

 P(SEL) = 93
 Direct to DVDD

**Table 2. PSEL Configurations** 

Equation 2 provides a quick reference which applies to device to see how the HIPWR, PSEL and PCTRL pins affect what current is advertised with each voltage in the source capabilities message:

$$Ix = min\left(\frac{Pmax}{Vmax}, Imax\right)$$
 (2)

### Where:

- For a voltage Vx, the advertised current is Ix
- If the PCTRL pin is low, then Pmax = P<sub>(SEL)</sub> / 2
- If the PCTRL pin is high, then Pmax = P<sub>(SEL)</sub>.
- If the HIPWR pin is pulled high, then Imax = 3 A.
- If the HIPWR pin is pulled low, then Imax = 5 A.

Table 3 provides a comprehensive list of the currents and voltages that are advertised for each voltage.




Table 3. Maximum Current Advertised in the Power Data Object for a Given Voltage

PSEL	VOLTAGE [V]	HIPWR	MAXIMUM CURRENT PCTRL = LOW [A]	MAXIMUM CURRENT PCTRL = HIGH [A]
Direct to GND	5		3	3
DVDD via R <sub>(SEL)</sub>			3	3
GND via R <sub>(SEL)</sub>			3	3
Direct to DVDD			3	3
Direct to GND	9		2	3
DVDD via R <sub>(SEL)</sub>			2.5	3
GND via R <sub>(SEL)</sub>			3	3
Direct to DVDD			3	3
Direct to GND		May 2.4	1.5	3
DVDD via R <sub>(SEL)</sub>	40	Max = 3 A DVDD through	1.87	3
GND via R <sub>(SEL)</sub>	12	R <sub>(SEL)</sub> or Direct to	2.7	3
Direct to DVDD		DVDD	3	3
Direct to GND			1.2	2.4
100kΩ to DVDD	4-		1.5	3
100kΩ to GND	15		2.17	3
Direct to DVDD			3	3
Direct to GND			0.9	1.8
DVDD via R <sub>(SEL)</sub>			1.12	2.24
GND via R <sub>(SEL)</sub>	20		1.62	3
Direct to DVDD			2.32	3
Direct to GND			3.6	5
DVDD via R <sub>(SEL)</sub>	_		4.5	5
GND via R <sub>(SEL)</sub>	5		5	5
Direct to DVDD			5	5
Direct to GND			2	4
DVDD via R <sub>(SEL)</sub>	_		2.5	5
GND via R <sub>(SEL)</sub>	9		3.61	5
Direct to DVDD			5	5
Direct to GND		M 5 A	1.5	3
DVDD via R <sub>(SEL)</sub>		Max = 5 A GND through	1.87	3.74
GND via R <sub>(SEL)</sub>	12	R <sub>(SEL)</sub> or Direct to	2.7	5
Direct to DVDD		GND	4.16	5
Direct to GND	15	-	1.2	2.4
100kΩ to DVDD			1.5	3
100kΩ to GND			2.17	4.33
Direct to DVDD			3.1	5
Direct to GND			0.9	1.8
DVDD via R <sub>(SEL)</sub>			1.12	2.24
GND via R <sub>(SEL)</sub>	20	20	1.62	3.24
Direct to DVDD			2.32	4.64

### 8.3.8 Gate Driver (GDNG, GDNS)

The GDNG and GDNS pins may control a single NFET or back-to-back NFETs in a common-source configuration. The GDNS is used to sense the voltage so that the voltage differential between the pins is maintained.





Copyright © 2016, Texas Instruments Incorporated


Figure 33. GDNG/GDNS Gate Control



#### 8.3.9 Fault Monitoring and Protection

#### 8.3.9.1 Over/Under Voltage (VBUS)

The TPS25740B uses the VBUS pin to monitor for overvoltage or undervoltage conditions and implement the fast-OVP, slow-OVP and slow-UVP features.



Copyright © 2016, Texas Instruments Incorporated

Figure 34. Voltage Monitoring Circuits

If an over-voltage condition is sensed by the Fast OVP mechanism, GDNG is disabled within  $t_{FOVP} + t_{FOVPDG}$ , then a Hard Reset is transmitted and the VBUS discharge sequence is started. At power up the voltage trip point is set to  $V_{(FOVP)}$  (5 V contract). When a contract is negotiated the trip point is set to the corresponding  $V_{(FOVP)}$  value.

The devices employ another slow over-voltage protection mechanism as well that sends the Hard Reset before disabling the external NFET. It catches many OV events before the Fast OVP mechanism. During intentional positive voltage transitions, this mechanism is disabled (see Figure 1). However,  $t_{VP}$  after the external NFET has been enabled, if the voltage on the VBUS pin exceeds  $V_{(SOVP)}$  then a Hard Reset is transmitted to the Sink and the VBUS discharge sequence is started.

The devices employ a slow under-voltage protection mechanism as well that sends the Hard Reset before disabling GDNG. During intentional negative voltage transitions, this mechanism is disabled (see Figure 1). However,  $t_{VP}$  after the external NFET has been enabled if the voltage on the VBUS pin falls below  $V_{(SUVP)}$ , then a Hard Reset is transmitted to the Sink and the VBUS discharge sequence is started.


#### 8.3.9.2 Over-Current Protection (ISNS, VBUS)

OCP protection is enabled  $t_{VP}$  after the voltage on the VBUS pin has exceeded  $V_{(VBUS\_RTH)}$ . Prior to OCP being enabled, the  $\overline{GD}$  pin can be used to protect against a short.

The OCP protection circuit monitors the differential voltage across an external sense resistor to detect when the current outflow exceeds  $V_{I(TRIP)}$  which in turn activates an over-current circuit breaker and disables the GDNG / GDNS gate driver. Once the OCP is enabled, if the voltage on the VBUS pin falls below  $V_{(VBUS\_FTH)}$  then that is also treated like an OCP event.

Following the recommended implementation of a 5-m $\Omega$  sense resistor, when the device is configured to deliver 3 A (via HIPWR pin), the OCP threshold lies between 3.8 A and 4.5 A. When configured to deliver 5 A (via HIPWR pin), the OCP threshold lies between 5.8 A and 6.8 A. The resistance of the sense resistor may be tuned to adjust the current that causes  $V_{I(TRIP)}$  to be exceeded.






Copyright © 2016, Texas Instruments Incorporated

Figure 35. Overcurrent Protection Circuit, (ISNS, VBUS)

# 8.3.9.3 System Fault Input (GD, VPWR)

The gate-driver disable pin provides a method of overriding the internal control of GDNG and GDNS. A falling edge on GD disables the gate driver within t<sub>GDoff</sub>. If GD is held low after a sink is attached for 600 ms then a hard reset will be generated and the device sends a hard reset and go through its startup process again.

The  $\overline{\text{GD}}$  input can be controlled by a voltage or current source. An internal voltage clamp is provided to limit the input voltage in current source applications. The clamp can safely conduct up to 80  $\mu$ A and will remain high impedance up to 6.5 V before clamping.



Copyright © 2016, Texas Instruments Incorporated

Figure 36. Overcurrent Protection Circuit, (GD)

If the VPWR pin remains below its falling UVLO threshold ( $V_{(VPWR\_TH)}$ ) for more than 600 ms after a sink is attached then the devices consider it a fault and will not enable GDNG. If the VPWR pin is between the rising and falling UVLO threshold, the device may enable GDNG and proceed with normal operations. However, after GDNG is enabled, if the VBUS pin does not rise above its UVLO within 190 ms the devices consider it a fast-shutdown fault and disables GDNG. Therefore, in order to ensure USB Type-C compliance and normal operation, the VPWR pin must be above its rising UVLO threshold ( $V_{(VPWR\_TH)}$ ) within 275 ms of when ENSRC is pulled low and the VBUS pin must be above  $V_{(VBUS\_RTH)}$  within 190 ms of GDNG being enabled.



#### 8.3.10 Voltage Control (CTL1, CTL2,CTL3)

CTL1, CTL2, and CTL3 are open-drain output pins used to control an external power supply as summarized in Table 4. Depending upon the voltage requested by the sink, the device sets the CTL pins accordingly. No current flows into the pin in its high-z state.

Table 4. States of CTL1, CTL2, and CTL3 as a Function of Target Voltage on VBUS (TPS25740B)

VOLTAGE CONTAINED in PDO REQUESTED by UFP	CTL3 STATE	CTL2 STATE	CTL1 STATE
5 V	High-z	High-z	High-z
9 V	High-z	Low	High-z
12 V (if 12 V enabled by HIPWR pin) 15 V (if 20 V enabled by HIPWR pin)	High-z	Low	Low
15 V (if 12V enabled by HIPWR pin) 20 V (if 20 V enabled by HIPWR pin)	Low	Low	Low

#### 8.3.11 Sink Attachment Indicator (DVDD)

DVDD is a power supply pin that is high-z until a sink or debug accessory or audio accessory is attached, in which case it is pulled high. Therefore, it can be used as a sink attachment indicator that is active high.

#### 8.3.12 Power Supplies (VAUX, VDD, VPWR, DVDD)


The VAUX pin is the output of a linear regulator and the input supply for internal power management circuitry. The VAUX regulator draws power from VDD after establishing a USB PD contract unless it is not available in which case it draws from VPWR. Changes in supply voltages will result in seamless switching between supplies.

If there is a load on the DVDD pin, that current will be drawn from the VPWR pin unless the device has stabilized into a USB PD contract or VPWR is below its UVLO.

Connect VAUX to GND via the recommended bypass capacitor. Do not connect any external load that draws more than  $I_{(VAUXEXT)}$ . Locate the bypass capacitor close to the pin and provide a low impedance ground connection from the capacitor to the ground plane.

VDD should either be grounded or be fed by a low impedance path and have input bypass capacitance. Locate the bypass capacitors close to the VDD and VPWR pins and provide a low impedance ground connection from the capacitor to the ground plane.





Copyright © 2016, Texas Instruments Incorporated

Figure 37. Power Management

### 8.3.13 Grounds (AGND, GND)

GND is the substrate ground of the die. Most circuits return to GND, but certain analog circuitry returns to AGND to reduce noise and offsets. The power pad (on those devices that possess one) is electrically connected to GND. Connect AGND, GND and the power pad (if present) to the ground plane through the shortest and most direct connections possible.

#### 8.3.14 Output Power Supply (DVDD)

The DVDD pin is the output of an internal 1.85 V linear regulator, and the input supply for internal digital circuitry. This regulator normally draws power from VPWR until a USB PD contract has stabilized, but will seamlessly swap to drawing power from VDD in the event that VPWR drops below its UVLO threshold. External circuitry can draw up to 35 mA from DVDD. Note that as more power is drawn from the DVDD pin more heat is dissipated in the device, and if excessive the OTSD could be tripped which resets the device. Connect DVDD to GND via the recommended ceramic bypass capacitor.

The DVDD pin will only be high when a USB Type-C sink, or audio accessory, or debug accessory is attached, refer to Figure 19 and Figure 20.

Locate the bypass capacitor close to the pin and provide a low impedance ground connection from the capacitor to the ground plane.



#### 8.4 Device Functional Modes

### 8.4.1 Sleep Mode

Many adaptors that include USB PD must consume low quiescent power to meet regulatory requirements (that is, "Green," Energy Star, or such). The device supports the sleep mode to minimize power consumption when the receptacle or plug is unattached. The device enters sleep mode when there is no valid plug termination attached; a valid plug termination is defined as one of: sink, Audio accessory, or Debug accessory. If an active cable is attached but its far-end is left unconnected or "dangling," then the device also enters sleep mode. It exits the sleep mode whenever the plug status changes, that could be a dangling cable being removed or a sink being connected.

#### 8.4.2 Checking VBUS at Start Up

When first powered up, the device will not enable GDNG if the voltage on VBUS is already above its UVLO. This is a protective measure taken to avoid the possibility of turning on while connected to another active power supply in some non-compliant configuration.

This means that the VBUS pin must be connected between the power-path NFET and the USB connector. This also allows for a controlled discharge of VBUS all the way down to the required voltage on the connector (refer to USB PD in 文档支持).




## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS25740B implements a fully compliant USB Power Delivery 2.0 provider and Type-C source (also known as downward facing port (DFP)). The device basic schematic diagram is shown in Figure 38. Subsequent sections describe detailed design procedures for several applications with differing requirements. The TPS25740B Design Calculator Tool (refer to USB PD in 文档支持) is available for download and use in calculating the equations in the following sections.



Copyright © 2016, Texas Instruments Incorporated


Figure 38. Basic Schematic Diagram (P<sub>(SEL)</sub> = 65 W at 5 V, 9 V, 15 V, 20 V)

### 9.1.1 System-Level ESD Protection

System-level ESD (per EN61000-4-2) may occur as the result of a cable being plugged in, or a user touching the USB connector or cable. Figure 39 shows an example ESD protection for the VBUS path that helps protect the VBUS pin, ISNS and DSCG pins of the device from system-level ESD. The device has ESD protection built into the CC1 and CC2 pins so that no external protection is necessary. Refer to the *Layout Guidelines* section for external component placement and routing recommendations.

The Schottky diode is to protect against VBUS being drawn below ground by an inductive load, the cable inductance may be as high as 900 nH.






Copyright © 2016, Texas Instruments Incorporated

Figure 39. VBUS ESD Protection

## 9.1.2 Using ENSRC to Enable the Power Supply upon Sink Attachment

ENSRC may be connected to the enable pin of the power supply as shown in Figure 40. This configuration can eliminate the idle state power loss in the power supply by only turning it on when a sink is attached. In this configuration, VPWR must be connected to a live source so that the TPS25740B can wake upon sink attachment.



Copyright © 2017, Texas Instruments Incorporated

Figure 40. ENSRC as Power Supply Enable




Another benefit of this configuration is that only one NFET is required to block the source capacitance of the power supply when the socket is cold. This requires that the NFET be oriented with drain towards the type C connector as shown in Figure 40. For this NFET orientation, TPS25740B cannot protect the power supply from over-current events, so the power supply must implement over-current protection. For this case,  $R_S$  may be removed with ISNS directly connected to VBUS. Since VBUS follows DC OUT, power supply start-up overshoot must be less than  $V_{(SOVP5)}$ . ENSRC is set to high-z after a delay of  $t_{HR}$  whenever TPS25740B detects a fault that requires a hard reset.

## 9.1.3 Use of GD Internal Clamp

As described in the *Configuring Power Capabilities (PSEL, PCTRL, HIPWR)* section, the  $\overline{\text{GD}}$  pin has an internal clamp. Figure 41 shows an example of how it may be used.  $V_{\text{OUT}}$  is the voltage from a power supply that is to be provided onto the VBUS wire of the USB Type-C cable through an NFET resistor. If  $V_{\text{OUT}}$  drops, the NFET should be automatically disabled by the device. This can be accomplished by tying the  $\overline{\text{GD}}$  pin to  $V_{\text{OUT}}$  via a resistor.

The internal resistance of the  $\overline{GD}$  pin is specified to exceed  $R_{(GD)}$ , and the input threshold is  $V_{(GD\_TH)}$ . The  $\overline{GD}$  pin would therefore draw no more than  $V_{(GD\_TH)\ max}$  /  $R_{(GD)\ min}$  < 603 nA. As an example, assume the minimum value of  $V_{OUT}$  for which  $\overline{GD}$  should be high is 4.5 V, then the resistor between  $\overline{GD}$  and  $V_{OUT}$  may not exceed (4.5 –  $V_{(GD\_TH)\ max}$ ) / 603e-9 = 4.5 M $\Omega$ . To make it robust against board leakage a smaller resistor such as 1 M $\Omega$  can be chosen, but the smaller the resistance the more leakage current into the  $\overline{GD}$  pin. In this example, when  $V_{OUT}$  is 25 V, the current into the  $\overline{GD}$  pin is (25- $V_{(GDC)}$ ) / 1e6 < 1.85  $\mu$ A.




Copyright © 2016, Texas Instruments Incorporated

Figure 41. Use of GD Internal Clamp

#### 9.1.4 Resistor Divider on GD for Programmable Start Up

Figure 42 shows an alternative usage of the  $\overline{GD}$  pin can help protect against shorts on the VBUS pin in the receptacle. A resistor divider is used to minimize the time it takes the  $\overline{GD}$  pin to be pulled low. Consider the situation where the VBUS pin is shorted at startup. At some point, the device closes the NFET switch to supply 5 V to VBUS. At that point, the short pulls down on the voltage seen at the VPWR pin. With the resistor values shown in Figure 42, once the voltage at the VPWR pin reaches 3.95 V the voltage at the  $\overline{GD}$  pin is specified to be below  $V_{(GD\_TH)\ min}$ . Without the 700-k $\Omega$  resistor, the voltage at the VPWR pin would have to reach  $V_{(GD\_TH)\ min}$  which takes longer. This comes at the expense of increased leakage current.





Copyright © 2016, Texas Instruments Incorporated

Figure 42. Programmable GD Turn On

The  $\overline{\text{GD}}$  resistor values can be calculated using the following process. First, calculate the smallest R<sub>(GD1)</sub> that should be used to prevent the internal clamp current from exceeding I<sub>(GD)</sub> of 80  $\mu$ A. For a 20 V advertised voltage, the OVP trip point could be as high as 24 V. Using V<sub>(GDC) min</sub> = 6.5 V and V<sub>OUT</sub> = V<sub>(FOVP20) max</sub> = 24 V, provides Equation 3:

$$R_{(GD1)} > \frac{V_{(FOVP20)} - V_{(GDC)}}{I_{(GD)}} = \frac{24 \text{ V} - 6.5 \text{ V}}{80 \text{ } \mu\text{A}} = 219 \text{ k}\Omega \tag{3}$$

The actual clamping current is less than 80  $\mu$ A as some current flows into R<sub>(GD2)</sub>. Next, R<sub>(GD2)</sub> can be calculated as shown in Equation 4:

$$R_{(GD2)} < R_{(GD1)} \times \frac{V_{(GD\_TH)}}{V_{(VPWR)} - V_{(GD\_TH)}}$$


where

• 
$$V_{(VPWR)} = V_{(VPWR\_TH)}$$
 falling (max) and  $V_{(GD\_TH)} = V_{(GD\_TH)}$  falling (min). (4)

# 9.1.5 Selection of the CTL1, CTL2, and CTL3 Resistors (R<sub>(FBL1)</sub>, R<sub>(FBL2)</sub>, and R<sub>(FBL3)</sub>)

 $R_{(FBL1)}$ ,  $R_{(FBL2)}$ , and  $R_{(FBL3)}$  provide a means to change the power supply output voltage when switched in by the CTL1, CTL2, and CTL3 open drain outputs, respectively. When CTLx is driven low it will place  $R_{(FBLx)}$  in parallel with  $R_{(FBL)}$ .





Copyright © 2016, Texas Instruments Incorporated

Figure 43. Circuit to Change V<sub>OUT</sub> Upon Sink/UFP Request

 $R_{(FBL2)}$  is calculated using Equation 5. In this example,  $V_{OUT9}$  is 9 V,  $V_{OUT15}$  is 15 V, and  $V_{OUT20}$  is 20 V.  $V_{OUT}$  is the default output voltage (5 V) for the regulator and is set by  $R_{(FBU)}$ ,  $R_{(FBL)}$  and error amplifier  $V_{REF}$ .

$$R_{(FBL2)} = \frac{R_{(FBL)} \times R_{(FBU)} \times V_{REF}}{R_{(FBL)} \times (V_{OUT9} - V_{REF}) - R_{(FBU)} \times V_{REF}}$$
(5)

R<sub>(FBL1)</sub> is calculated using Equation 6 after a standard 1% value for R<sub>(FBL2)</sub> is chosen.

$$R_{(FBL1)} = \frac{\frac{R_{(FBL2)} \times R_{(FBL)}}{R_{(FBL2)} + R_{(FBL)}} \times R_{(FBU)} \times V_{REF}}{\frac{R_{(FBL2)} \times R_{(FBL)}}{R_{(FBL2)} + R_{(FBL)}} \times (V_{OUT15} - V_{REF}) - R_{(FBU)} \times V_{REF}}$$

$$R_{(FBL3)} = \frac{\frac{R_{(FBL2)} \times R_{(FBL)}}{R_{(FBL2)} \times R_{(FBL)}} \times R_{(FBL2)} \times R_{(FBL)}}{\frac{R_{(FBL3)} \times R_{(FBL2)} \times R_{(FBL3)}}{R_{(FBL3)} \times R_{(FBL3)} \times R_{(FBL3)}} \times R_{(FBL3)}} \times R_{(FBU)} \times V_{REF}}$$

$$\frac{R_{(FBL3)} \times R_{(FBL3)} \times R_{(FBL3)} \times R_{(FBL3)} \times R_{(FBL3)}}{R_{(FBL3)} \times R_{(FBL3)} \times R_{(FBL3)}} \times R_{(FBL3)} \times R_{(FBU)} \times R_{(FB$$

 $R_{(FBLx)}$  resistors should be large enough so that the corresponding CTLx sinking current is minimized (< 1 mA). The sinking current for CTLx is  $V_{REF} / R_{(FBLx)}$ .

#### 9.1.6 Voltage Transition Requirements

During VBUS voltage transitions, the slew rate  $(v_{SrcSlewPos})$  must be kept below 30 mV/ $\mu$ s in all portions of the waveform, settle  $(t_{SrcSettle})$  in less than 275 ms, and be ready  $(t_{SrcReady})$  in less than 285 ms. For most power supplies, these requirements are met naturally without any special circuitry but in some cases, the voltage transition ramp rate must be slowed in order to meet the slew rate requirement.


The requirements for linear voltage transitions are shown in Table 5. In all cases, the minimum slew time is below 1 ms.

**Table 5. Minimum Slew-Rate Requirements** 

VOLTAGE TRANSITION	5 V ↔ 12 V	5 V ↔ 20 V	12 V ↔ 20 V	5 V ↔ 9 V	5 V ↔ 15 V	9 V ↔ 15 V	9 V ↔ 12 V	12 V ↔ 15 V	9 V ↔ 20 V	15 V ↔ 20 V
Minimum Slew Time	233 µs	500 µs	267 µs	133 µs	333 µs	200 μs	100 µs	100 µs	367 µs	167 µs



When transition slew control is required, the interaction of the slew mechanism and dc/dc converter loop response must be considered. A simple R-C filter between the device CTL pins and converter feedback node may lead to instability under some conditions. Figure 44 shows a method which controls the slew rate without adding capacitance to the converter feedback node.



Copyright © 2016, Texas Instruments Incorporated

Figure 44. Slew-Rate Control Example No. 1

When  $V_{OUT} = 5$  V, all CTL pins are in a high impedance state. When a 5 V to 12 V transition is requested, CTL2 goes low and turns off  $Q_{(CTL2)}$ .  $Q_{(SL2)}$  gate starts to rise towards VCC at a rate determined by  $R_{(SL2A)} + R_{(SL2B)}$  and  $C_{(SL2)}$ .  $Q_{(SL2)}$  gate continues to rise, until  $Q_{(SL2)}$  is fully enhanced placing  $R_{(FBL2)}$  in parallel with  $R_{(FBL)}$ . In similar fashion when  $C_{(TL1)}$  goes low,  $Q_{(CTL1)}$  turns off allowing  $R_{(FBL1)}$  to slew in parallel with  $R_{(FBL2)}$  and  $R_{(FBL)}$ .

The slewing resistors and capacitor can be chosen using the following equations.  $V_T$  is the VGS threshold voltage of  $Q_{(SL1)}$  and  $Q_{(SL2)}$ .  $V_{REF}$  is the feedback regulator reference voltage. Choose the slewing resistance in the 100 k $\Omega$  range to reduce the loading on the bias voltage source (VCC) and then calculate  $C_{(SL)}$ . The falling transitions is shorter than the rising transitions in this topology.

## Falling transitions:

20 V to 12 V

$$R_{(SL1B)} \times C_{(SL1)} = \frac{\Delta T_{20V-12V}}{\ln\left(\frac{V_T + V_{REF}}{V_{(VCC)}}\right) - \ln\left(\frac{V_T}{V_{(VCC)}}\right)}$$
(8)

12 V to 5 V

$$R_{(SL2B)} \times C_{(SL2)} = \frac{\Delta T_{12V-5V}}{\ln\left(\frac{V_T + V_{REF}}{V_{(VCC)}}\right) - \ln\left(\frac{V_T}{V_{(VCC)}}\right)}$$
(9)

#### Rising transitions:

5 V to 12 V


$$(R_{(SL2A)} + R_{(SL2B)}) \times C_{(SL2)} = \frac{\Delta I_{5V-12V}}{\ln \left(1 - \frac{V_T}{V_{(VCC)}}\right) - \ln \left(1 - \frac{V_T + V_{REF}}{V_{(VCC)}}\right)}$$
(10)

12 V to 20 V

$$(R_{(SL1A)} + R_{(SL1B)}) \times C_{(SL1)} = \frac{\Delta T_{12V - 20V}}{\ln \left(1 - \frac{V_T}{V_{(VCC)}}\right) - \ln \left(1 - \frac{V_T + V_{REF}}{V_{(VCC)}}\right)}$$
 (11)



Some converter regulators can tolerate a balance of capacitance on the feedback node without affecting loop stability. The LM5175 has been tested using Figure 45 to combine  $V_{OUT}$  slewing with a minimal amount of extra circuitry.



Copyright © 2016, Texas Instruments Incorporated

Figure 45. Slew-Rate Control Example No. 2

When a higher voltage is requested from TPS25740B, at least one of the CTL pins goes low changing the sensed voltage at the FB pin. The LM5175 compensates by increasing  $C_{(SLU)}$ . As  $V_{OUT}$  increases,  $C_{(SLU)}$  is charged at a rate proportional to  $R_{(FBU)}$ . Three time constants yields a voltage change of approximately 95% and can be used to calculate the desired slew time.  $C_{(SLU)}$  can be calculated using Equation 12 and Equation 13.

$$\Delta T_{(SLEW)} = 3 \times R_{(FBU)} \times C_{(SLU)}$$
(12)

$$C_{(SLU)} = \frac{\Delta T_{(SLEW)}}{3 \times R_{(FBU)}}$$
(13)

In order to minimize loop stability effects, a capacitor in parallel with  $R_{(FBL)}$  is required. The ratio of  $C_{(SLU)}/C_{(SLL)}$  should be chosen to match the ratio of  $R_{(FBL)}/R_{(FBU)}$ . Choose  $C_{(SLL)}$  according to Equation 14.

$$C_{(SLL)} = C_{(SLU)} \times \frac{R_{(FBU)}}{R_{(FBL)}}$$
(14)

A third slew rate method is shown in Figure 46 using an equivalent resistance,  $R_{EQ}$  and  $C_{(SLL)}$  to provide an exponential slew rate. The slew rate is the derivative of the voltage ramp with the maximum occurring at the beginning of a transition. A DC-DC converter with programmable soft-start can help minimize VOUT overshoot at start-up due to  $C_{(SLL)}$ . Any VOUT overshoot must decay below  $V_{(SOVP5)}$  before TPS25740B applies VBUS in order to prevent OVP shutdown.




Figure 46. Slew-Rate Control Example No. 3

For the rising condition, TPS25740B will connect one or more of the  $R_{(FBLx)}$  resistors in parallel with  $C_{(SLL)}$ . The FB node is treated as a virtual ground so that  $R_{EQ}$  for the rising condition is  $R_{(FB1)}$  in parallel with the  $R_{(FBLx)}$  resistors being grounded through the CTLx pins. For the falling condition, TPS25740B will disconnect one or more of the  $R_{(FBLx)}$  resistors in parallel with  $C_{(SLL)}$ .  $R_{EQ}$  for the falling condition is therefore  $R_{(FB1)}$  in parallel with the  $R_{(FBLx)}$  resistors remaining grounded.



$$SR\left(\frac{mV}{\mu s}\right) = \frac{\Delta V_{BUS}}{1000 \, \times \, R_{EQ} \, \times \, C_{(SLL)}} \, \times \, e^{\frac{-t}{R_{EQ} \, \times \, C_{(SLL)}}}$$

where

• 
$$SR = SR(max)$$
 at  $t = 0$  (15)


$$SR(max)\left(\frac{mV}{\mu s}\right) = \frac{\Delta V_{BUS}}{1000 \times R_{EQ} \times C_{(SLL)}}$$
(16)

The slew rate is proportional to  $V_{BUS}$  voltage change and the largest slew rate occurs for the 5 V to 20 V case (or 15 V if 15 V is the highest advertised voltage) where all three  $R_{(FBLx)}$  resistors are connected simultaneously. Size  $C_{(SLL)}$  for this case using  $R_{EQ} = R_{(FBL1)}$ ,  $R_{(FBL2)}$ ,  $R_{(FBL2)}$ , and  $R_{(FBL3)}$  in parallel.

For this method, the procedure to choose the voltage programming resistors differs from the examples in section Selection of the CTL1, CTL2, and CTL3 Resistors ( $R_{(FBL1)}$ ,  $R_{(FBL2)}$ , and  $R_{(FBL3)}$ ) due to the addition of  $R_{(FB1)}$ . The TPS25740B Design Calculator Tool (refer to USB PD in 文档支持) is available to help with the calculations for this control method. All slew rate control methods should be verified on the bench to ensure that the slew rate requirements are being met when the external VBUS capacitance is between 1  $\mu$ F and 100  $\mu$ F.

## 9.1.7 V<sub>BUS</sub> Slew Control using GDNG C<sub>(SLEW)</sub>

Care should be taken to control the slew rate of Q1 using  $C_{(SLEW)}$ ; particularly in applications where  $C_{OUT} >> C_{(SLEW)}$ . The slew rate observed on VBUS when charging a purely capacitive load is the same as the slew rate of  $V_{(GDNG)}$  and is dominated by the ratio  $I_{(GDNON)} / C_{(SLEW)}$ .  $R_{(SLEW)}$  helps block  $C_{(SLEW)}$  from the GDNG pin enabling a faster transient response to OCP.



Copyright © 2016, Texas Instruments Incorporated


Figure 47. Slew-Rate control Using GDNG

There may be fault conditions where the voltage on VBUS triggers an OVP condition and then remains at a high voltage even after the TPS25740B configures the voltage source to output 5 V via the CTL pins. When this OVP occurs, the TPS25740B opens Q1 within  $t_{FOVP}$  +  $t_{FOVPDG}$ . The TPS25740B then issues a hard reset, discharge the power-path via the  $R_{(DSCG)}$ , and waits for 795 ms before enabling Q1 again. Due to the fault condition the voltage again triggers an OVP event when the voltage on VBUS exceeds  $V_{(FOVP)}$ . This retry process would continue as long as the fault condition persists, periodically pulsing up to  $V_{(FOVP)}$  +  $V_{SrcSlewPos}$  x ( $t_{FOVP}$  +  $t_{FOVPDG}$ ) onto the VBUS of the Type-C receptacle. It is recommended to use a slew rate less than the maximum of  $V_{SrcSlewPos}$  (30 mV /  $\mu$ s) allowed by USB (refer to  $\dot{\chi}$ 45 $\dot{t}$ 5), the slew rate should instead be set in order to meet the requirement to have the voltage reach the target voltage within  $t_{SrcSettle}$  (275 ms). This also limits the out-rush current from the  $C_{OUT}$  capacitor into the  $C_{(PDIN)}$  capacitor and help protect Q1 and  $R_S$ .



## 9.1.8 Tuning OCP using R<sub>F</sub> and C<sub>F</sub>

In applications where there are load transients or moderate ripple on  $V_{OUT}$ , the OCP performance of TPS25740B may be impacted. Adding the  $R_F/C_F$  filter network as shown in Figure 48 helps mitigate the impact of the ripple and load transients on OCP performance.



Copyright © 2016, Texas Instruments Incorporated

Figure 48. ISNS Filtering Example

 $R_F/C_F$  can be tailored to the amount of ripple on  $V_{OUT}$  as shown in Table 6.

Table 6. Ripple on Vout


FREQUENCY x RIPPLE (kHz x V)	SUGGESTED FILTER TIME CONSTANT (µs)
< 5 (Ex: 50 mV ripple at 100 kHz)	None
5 to 15	2.2 μs ( $R_F = 10 \Omega$ , $C_F = 220 nF$ )
15 to 35	4.7 μs ( $R_F = 10 \Omega$ , $C_F = 470 nF$ )
35 to 105	10 μs ( $R_F = 10 \Omega$ , $C_F = 1 \mu F$ )



### 9.2 Typical Applications

## 9.2.1 Typical Application, A/C Power Source (Wall Adapter)

In this design example, PSEL pin is configured so that  $P_{(SEL)} = 65$  W (see Table 7). Voltages offered are 5 V, 9 V, 15 V, and 20 V at a maximum of 3 A. The overcurrent protection (OCP) trip point is set just above 3 A and VDD on the TPS25740B is grounded. The following example is based on PMP11451 and PMP11455, see www.ti.com/tool/PMP11451. In this design, the TPS25740B and some associated discretes are located on the paddle card (PMP11455) which plugs into the power supply card (PMP11451). This allows different paddle cards with different power and voltage advertisements to be used with a common power supply design.



oop)ng.ik o 2010, Toxao monamonio moo

Figure 49. Captive Cable Adapter Provider Conceptual Schematic

#### 9.2.1.1 Design Requirements

**Table 7. Design Parameters** 

DESIGN PARAMETER	VALUE
Configured Power Limit, P(SEL)	65 W
Advertised Voltages	5 V, 9V, 15V, 20 V
Advertised Current Limit	3 A
Over Current Protection Set point	4.2 A

#### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Power Pin Bypass Capacitors

- C<sub>(VPWR)</sub>: 0.1 μF, 50 V, ±10%, X7R ceramic at pin 20 (VPWR)
- $C_{(VDD)}$ : 0.1  $\mu$ F, 50 V, X7R ceramic at pin 17 (VDD). If VDD is not used in the application, then tie VDD to GND.
- C<sub>(DVDD)</sub>: 0.22 μF, 10 V, ±10%, X5R ceramic at pin 13 (DVDD)
- C<sub>(VAUX)</sub>: 0.1 μF, 50 V, ±10%, X7R ceramic at pin 16 (VAUX)
- C<sub>(VTX)</sub>: 0.1 μF, 50 V, ±10%, X7R ceramic at pin 1 (VTX)

#### 9.2.1.2.2 Non-Configurable Components

- $R_{(SEL)}$ : When the application requires advertisement using  $R_{(SEL)}$ , use a 100 k $\Omega$ , ±1% resistor.
- R<sub>(PCTRL)</sub>: If PCTRL will be pulled low with an external device then it can be connected to VAUX using a 220 kΩ, ±1% resistor. If PCTRL is always high, then it can be directly connected to VAUX.
- R<sub>(SLEW)</sub>: Use a 1 kΩ, ±1% resistor




R<sub>G</sub>: Use a 10 Ω, ±1% resistor

#### 9.2.1.2.3 Configurable Components


- C<sub>(RX)</sub>: Choose C<sub>(RX)</sub> between 200 pF and 600 pF. A 560 pF, 50 V, ±5% COG/NPO ceramic is recommended for both CC1 and CC2 pins.
- Q<sub>1</sub>: For a 3 A application, an N-Channel MOSFET with R<sub>DS(on)</sub> in the 10 mΩ range is sufficient. BV<sub>(DSS)</sub> should be rated for 30 V for applications delivering 20 V, and 25 V for 12 V applications. For this application, the TI CSD17579Q3A (SLPS527) NexFET™ is suitable.
- R<sub>S</sub>: TPS25740B OCP set point thresholds are targeted towards a 5 mΩ, ±1% sense resistor. Power dissipation for R<sub>S</sub> at 3 A load is approximately 45 mW.
- $R_{(DSCG)}$ : The minimum value of  $R_{(DSCG)}$  is chosen based on the application VBUS (max) and  $I_{(DSCGT)}$ . For VBUS (max) = 12 V and  $I_{(DSCGT)}$  = 350 mA,  $R_{(DSCG(min))}$  = 34.3  $\Omega$ . The size of the external resistor can then be chosen based on the capacitive load that needs to be discharged and the maximum allowed discharge time of 265 ms. Typically, a 120  $\Omega$ , 0.5 W resistor provides suitable performance.
- R<sub>F</sub>/C<sub>F</sub>: Not used
- C<sub>(PDIN)</sub>: The requirement for C<sub>(PDIN)</sub> is 10 μF maximum. A 6.8 μF, 25 V, ±10% X5R or X7R ceramic capacitor is suitable for most applications.
- D<sub>(VBUS)</sub>: D<sub>(VBUS)</sub> provides reverse transient protection during large transient conditions when inductive loads are present. A Schottky diode with a V<sub>(RRM)</sub> rating of 30 V in a SMA package such as the B340A-13-F provides suitable reverse voltage clamping performance.
- $C_{(SLEW)}$ : To achieve a slew rate from zero to 5 V of less than 30 mV /  $\mu$ s using the typical GDNG current of 20  $\mu$ A then  $C_{(SLEW)}$  > 20  $\mu$ A / 30 mV /  $\mu$ s = 0.67 nF be used. Choosing  $C_{(SLEW)}$  = 10 nF yields a ramp rate of 2 mV /  $\mu$ s.
- $R_{(FBL1)}/R_{(FBL2)}/R_{(FBL3)}$ : In this design example,  $R_{(FBU)}=20~k\Omega$  and  $R_{(FBL)}=20~k\Omega$ . The feedback error amplifier is TL431AI which is rated for up to 36 V operation and  $V_{REF}=2.495~V$ . Using the equation for  $R_{(FBL2)}$  above yields a calculated value of 12.44  $k\Omega$  and a selected value of 12.4  $k\Omega$ . In similar fashion for  $R_{(FBL1)}$ , the equation yields a calculated value of 8.34  $k\Omega$  and a selected value of 8.25  $k\Omega$ . Lastly for  $R_{(FBL3)}$ , the calculated value is 10.1  $k\Omega$  with a selected value of 10  $k\Omega$ .



## 9.2.1.3 Application Curves









## 9.2.2 Typical Application, D/C Power Source

In this design example the PSEL pin is configured such that  $P_{(SEL)} = 65$  W (see Table 8). Voltages offered are 5 V, 9 V, 15 V, and 20 V at a maximum of 3 A. The overcurrent protection (OCP) trip point is set just above 3 A and VDD on the TPS25740B is grounded. The following example is based on TPS25740BEVM-741 (refer to 文档支持).




Figure 60. DC Power Source

#### 9.2.2.1 Design Requirements

**Table 8. Design Parameters** 

DESIGN PARAMETER	VALUE			
Configured Power Limit, P(SEL)	65 W			
Advertised Voltages	5 V, 9 V, 15 V, 20 V			
Advertised Current Limit	3 A			
Over Current Protection Set point	4.2 A			

#### 9.2.2.2 Detailed Design Procedure

#### 9.2.2.2.1 Power Pin Bypass Capacitors

- C<sub>(VPWR)</sub>: 0.1 μF, 50 V, ±10%, X7R ceramic at pin 20 (VPWR)
- $C_{(VDD)}$ : 0.1  $\mu$ F, 50 V, X7R ceramic at pin 17 (VDD). If VDD is not used in the application, then tie VDD to GND
- $C_{(DVDD)}$ : 0.22  $\mu$ F, 10 V, ±10%, X5R ceramic at pin 13 (DVDD)
- $C_{(VAUX)}$ : 0.1  $\mu$ F, 50 V, ±10%, X7R ceramic at pin 16 (VAUX)
- C<sub>(VTX)</sub>: 0.1 μF, 50 V, ±10%, X7R ceramic at pin 1 (VTX)

#### 9.2.2.2.2 Non-Configurable Components

- $R_{(SEL)}$ : When the application requires advertisement using  $R_{(SEL)}$ , use a 100 k $\Omega$ , ±1% resistor.
- R<sub>(PCTRL)</sub>: If PCTRL will be pulled low with an external device then it can be connected to VAUX using a 220 kΩ, ±1% resistor. If PCTRL will always be high then it can be directly connected to VAUX.
- R<sub>(SLEW)</sub>: Use a 1 kΩ, ±1% resistor
- R<sub>G</sub>: Use a 10 Ω, ±1% resistor




#### 9.2.2.2.3 Configurable Components

- C<sub>(RX)</sub>: Choose C<sub>(RX)</sub> between 200 pF and 600 pF. A 560 pF, 50 V, ±5% COG/NPO ceramic is recommended for both CC1 and CC2 pins.
- Q₁: For a 3 A application, an N-Channel MOSFET with R<sub>DS(on)</sub> in the 10 mΩ range is sufficient. BV<sub>(DSS)</sub> should be rated for 30 V for applications delivering 20 V, and 25 V for 15 V applications. For this application, the TI CSD17579Q3A (SLPS527) NexFET™ is suitable.
- R<sub>S</sub>: TPS25740B OCP set point thresholds are targeted towards a 5 mΩ, ±1% sense resistor. Power dissipation for R<sub>S</sub> at 3 A load is approximately 45 mW.
- R<sub>(DSCG)</sub>: The minimum value of R<sub>(DSCG)</sub> is chosen based on the application VBUS (max) and I<sub>(DSCGT)</sub>. For VBUS (max) = 15 V and I<sub>(DSCGT)</sub> = 350 mA, R<sub>DS(CG(min))</sub> = 42.9 Ω. The size of the external resistor can then be chosen based on the capacitive load that needs to be discharged and the maximum allowed discharge time of 265 ms. Typically, a 120 Ω, 0.5 W resistor provides suitable performance.
- R<sub>F</sub>/C<sub>F</sub>: Not used
- C<sub>(PDIN)</sub>: The requirement for C<sub>(PDIN)</sub> is 10 μF maximum. A 6.8 μF, 25 V, ±10% X5R or X7R ceramic capacitor is suitable for most applications.
- D<sub>(VBUS)</sub>: D<sub>(VBUS)</sub> provides reverse transient protection during large transient conditions when inductive loads are present. A Schottky diode with a V<sub>(RRM)</sub> rating of 30 V in a SMA package such as the B340A-13-F provides suitable reverse voltage clamping performance.
- $C_{(SLEW)}$ : To achieve a slew rate from zero to 5 V of less than 30 mV /  $\mu$ s using the typical GDNG current of 20  $\mu$ A then  $C_{(SLEW)}$  (nF) > 20  $\mu$ A / 30 mV /  $\mu$ s = 0.67 nF be used. Choosing  $C_{(SLEW)}$  = 10 nF yields a ramp rate of 2 mV /  $\mu$ s.
- R<sub>(FBL1)</sub>/R<sub>(FBL2)</sub>/R<sub>(FBL3)</sub>: In this design example, R<sub>(FBU)</sub> = 49.9 kΩ and R<sub>(FBL)</sub> = 9.53 kΩ. The feedback error amplifier V<sub>REF</sub> = 0.8 V. Using the equations for R<sub>(FBL2)</sub> (Equation 5 and Equation 6) provide a calculated value of 9.9 kΩ and a selected value of 9.76 kΩ. In similar fashion for R<sub>(FBL1)</sub>, a calculated value of 6.74 kΩ and a selected value of 6.65 kΩ is provided. Lastly for R<sub>(FBL3)</sub>, the calculated value is 8.1 kΩ with a selected value of 8.06 kΩ.
- C<sub>(SLU)</sub>/C<sub>(SLL)</sub>: The value of C<sub>(SLU)</sub> is calculated based on the desired 95% slew rate using Equation 13 and Equation 14. Choose a 22 nF capacitor for C<sub>(SLU)</sub>. Choose a 100 nF capacitor for C<sub>(SLL)</sub>.



## 9.2.2.3 Application Curves






### 9.3 System Examples

## 9.3.1 D/C Power Source (Power Hub)

In this system design example, the  $P_{(SEL)}$  is configured such that  $P_{(SEL)} = 93$  W, so 5 V, 9 V, and 15 V are offered at a maximum of 5 A, while 20 V is offered at a maximum of 4.64 A. The over-current protection (OCP) trip point is set just above 5 A.



Copyright © 2016, Texas Instruments Incorporated

Figure 67. Power Hub Concept (Provider only)

This power hub circuit takes a 24 V input and produces a regulated output voltage. The over-current protection feature in the TPS25740B is not used; the ISNS and VBUS pins are connected directly. Instead R<sub>(ILIM)</sub> is chosen to set the current limit of the TPS40170 synchronous PWM buck controller. If the current limit trips, the GD pin of the TPS25740B is pulled low by the PGOOD pin of the TPS40170, which causes the power-path switch to be opened. Other fault conditions may also pull PGOOD low, but the slew rate of the voltage transition should be controlled as in one of the examples given above (Figure 44, Figure 45, or Figure 47).


VDD on the TPS25740B is grounded, if there is a suitable power supply available in the system the TPS25740B operates more efficiently if it is connected to VDD since  $V_{(VPWR)} > V_{(VDD)}$ . See Figure 70 for an example.



## **System Examples (continued)**

## 9.3.2 A/C Power Source (Wall Adapter)

In this system design example, the PSEL pin is configured such that  $P_{(SEL)} = 36$  W, and 5 V, 9 V are offered at a maximum of 3 A while 15 V is offered at a maximum of 2.4 A and 20 V is offered at a maximum of 1.8A. The overcurrent protection (OCP) trip point is set just above 3 A. VDD on the TPS25740B is grounded, if there is a suitable power supply available in the system the TPS25740B operates more efficiently if it is connected to VDD since  $V_{(VDWR)} > V_{(VDD)}$ .



Copyright © 2016, Texas Instruments Incorporated

Figure 68. Adapter Provider Concept




### System Examples (continued)

#### 9.3.3 Dual-Port A/C Power Source (Wall Adaptor)

In this system design example, the PSEL pin is configured such that  $P_{(SEL)} = 36$  W, and 5 V, 9 V, 12 V are offered at a maximum of 3 A while 15 V is offered at a maximum of 2.4A. The over-current protection (OCP) trip point is set just above 3 A.

The ENSRC pin from one TPS25740B is attached to the PCTRL pin on the other TPS25740B. When one port is not active (no UFP attached through the receptacle) its ENSRC pin is left high-z so the PCTRL pin on the other port is pulled high. This allows the adaptor to provide up to the full 36 W on a single port if a single UFP is attached. If two UFP's are attached (one to each port) then each port only offers current that would reach a maximum of 18 W. So each port is allocated half of the overall power when each port has a UFP attached.



Copyright © 2016, Texas Instruments Incorporated


Figure 69. Dual-Port Adapter Provider Concept



## System Examples (continued)

#### 9.3.4 D/C Power Source (Power Hub with 3.3 V Rail)

In Figure 70, an LDO that outputs at least  $I_{(SUPP)}$  at 3.3 V or 5 V is added to the power hub concept, and the DVDD pin is used to enable the buck regulator since it is active high. This implementation is more power efficient than the one in Figure 67.



Copyright © 2016, Texas Instruments Incorporated

Figure 70. Power Hub Concept (Provider only)

## 10 Power Supply Recommendations

#### 10.1 VDD

The recommended VDD supply voltage range is 3 V to 5.5 V. The device requires approximately 2 mA ( $I_{(SUPP)}$ ) typical in normal operating mode and below 10  $\mu$ A in sleep mode. If the VDD supply is not used, then it may be connected to AGND/GND.

#### 10.2 VPWR

The recommended VPWR supply voltage range is 0 V to 25 V. The device requires approximately 2 mA ( $I_{(SUPP)}$ ) typical in normal operating mode and below 10  $\mu$ A in sleep mode.



## 11 Layout

#### 11.1 Port Current Kelvin Sensing

Figure 71 provides a routing example for accurate current sensing for the overcurrent protection feature. The sense amplifier measurement occurs between the ISNS and VBUS pins of the device. Improper connection of these pins can result in poor OCP performance.




Figure 71. Kelvin Sense Layout Example

## 11.2 Layout Guidelines

#### 11.2.1 Power Pin Bypass Capacitors

- C<sub>(VPWR)</sub>: Place close to pin 20 (VPWR) and connect with low inductance traces and vias according to Figure 72.
- C<sub>(VDD)</sub>: Place close to pin 17 (VDD) and connect with low inductance traces and vias according to Figure 72.
- C<sub>(DVDD)</sub>: Place close to pin 13 (DVDD) and connect with low inductance traces and vias according to Figure 72.
- C<sub>(VAUX)</sub>: Place close to pin 16 (VAUX) and connect with low inductance traces and vias according to Figure 72.
- C<sub>(VTX)</sub>: Place close to pin 1 (VTX) and connect with low inductance traces and vias according to Figure 72.

#### 11.2.2 Supporting Components

- C<sub>(RX)</sub>: Place C<sub>(RX1)</sub> and C<sub>(RX2)</sub> in line with the CC1 and CC2 traces as shown in Figure 25. These should be placed within one inch from the Type C connector. Minimize stubs and tees from on the trace routes.
- Q<sub>1</sub>: Place Q<sub>1</sub> in a manner such that power flows uninterrupted from Q<sub>1</sub> drain to the Type C connector VBUS connections. Provide adequate copper plane from Q<sub>1</sub> drain and source to the interconnecting circuits.
- R<sub>S</sub>: Place R<sub>S</sub> as shown in Figure 72 to facilitate uninterrupted power flow to the Type C connector. Orient R<sub>S</sub> for optimal Kelvin sense connection/routing back to the TPS25740B. In high current applications where the



## **Layout Guidelines (continued)**

power dissipation is over 250 mW, provide an adequate copper feed to the pads of R<sub>S</sub>.

- R<sub>G</sub>: Place R<sub>G</sub> near Q<sub>1</sub> as shown in Figure 72. Minimize stray leakage paths as the GDNG sourcing current could be affected.
- R<sub>(SLEW)</sub>/C<sub>(SLEW)</sub>: Place R<sub>(SLEW)</sub> and C<sub>(SLEW)</sub> near R<sub>G</sub> as shown in Figure 72.
- R<sub>(DSCG)</sub>: Place on top of the VBUS copper route and connect to the DSCG pin with a 15 mil trace.
- R<sub>F</sub>/C<sub>F</sub>: When required, place R<sub>F</sub> and C<sub>F</sub> as shown in Figure 72 to facilitate the Kelvin sense connection back to the device.
- C<sub>(VBUS)</sub>/D<sub>(VBUS)</sub>: Place C<sub>(VBUS)</sub> and D<sub>(VBUS)</sub> within one inch of the Type C connector and connect them to VBUS and GND using adequate copper shapes.
- R<sub>(SEL)</sub>/R<sub>(PCTRL)</sub>: Place R<sub>(SEL)</sub> and R<sub>(PCTRL)</sub> near the device.

## 11.3 Layout Example

The basic component placement and layout is provided in Figure 72. This layout represents the circuit shown in Figure 38. The layout for other power configurations will vary slightly from that shown below.




Figure 72. Example Layout



#### 12 器件和文档支持

### 12.1 文档支持

有关 USB PD 和 USB Type-C 规范,请访问: http://www.usb.org/home

《TPS25740BEVM-741 EVM 用户指南》

《TPS25740B 设计计算器工具》

## 12.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 12.4 商标

E2E is a trademark of Texas Instruments.

Type-C is a trademark of USB Implementers Forum.

#### 12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 12.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

#### 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此产品说明书的浏览器版本,请查阅左侧的导航栏。 www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS25740BRGER	NRND	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 25740B
TPS25740BRGER.A	NRND	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 25740B
TPS25740BRGET	NRND	Production	VQFN (RGE)   24	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 25740B
TPS25740BRGET.A	NRND	Production	VQFN (RGE)   24	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 25740B

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




# **PACKAGE OPTION ADDENDUM**


www.ti.com 10-Nov-2025

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 29-Sep-2019


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25740BRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS25740BRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2


www.ti.com 29-Sep-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS25740BRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS25740BRGET	VQFN	RGE	24	250	210.0	185.0	35.0

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月