

具有负载检测功能的 USB 充电端口控制器和电源开关

查询样片: TPS2546-Q1

特性

- 符合 AEC-Q100
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 H2
 - 器件充电器件模型 (CDM) ESD 分类等级 C5
- 工作电压范围: 4.5V 至 5.5V
- 针对未连接至充电下游端口 (CDP) 的器件的自动标准下行端口 (SDP) 和 CDP 切换
- 符合 USB 电池充电技术规范 1.2 的 D+/D- CDP 和 专用充电端口 (DCP) 模式
- 符合中国电信业标准 YD/T 1591-2009 的 D+/D- 短 接模式
- 在非 BC1.2 器件中自动选择充电模式
 - D+/D- 分配器模式 2/2.7V 和 2.7/2V
 - D+/D- 1.2V 模式
- 支持睡眠模式充电以及由鼠标和键盘唤醒
- S4 和 S5 状态中的负载检测支持智能电源管理
- 73mΩ(典型值)高侧 MOSFET
- 可调电流限值高达 3A(典型值)
- 最大器件电流
 - 当器件被禁用时为 2µA
 - 当器件被启用时为 270µA
- 与 TPS2543 插槽和物料清单 (BOM) 兼容
- 16 引脚超薄四方扁平无引线封装 (WQFN)(3 × 3) 封装

应用范围

- 车载
- USB 端口(主机和集线器)
- 笔记本和台式机
- 通用墙式充电适配器


描述


TPS2546-Q1 是一款具有集成 USB 2.0 高速数据线路 (D+/D-) 开关的 USB 充电端口控制器和电源开关。TPS2546-Q1 在 D+ 和 D- 上提供电子签名,以支持充电系统配置,如同本数据表 所述。 德州仪器 (TI) 使用TPS2456-Q1 器件来测试常见手机、平板电脑和媒体器件的充电以确保与 BC1.2 和非 BC1.2 兼容器件的兼容性。

除了为常见器件充电,TPS2456-Q1 器件还支持两个独特的电源管理特性:即通过 STATUS 引脚实现电源唤醒和端口电源管理 (PPM)。 电源唤醒可在 S4 或 S5 充电过程中实现电源控制,而 PPM 能够在多端口应用中管理端口电源。 此外,TPS2546-Q1 器件完全支持由鼠标或键盘(包括低速和全速)实现的系统唤醒(从 S3 中唤醒)。

TPS2456-Q1 73mΩ 配电开关用于有可能遇到高电容负载和短路的应用。 两个可编程电流阀值为设置电流限值和负载检测阀值提供了灵活性。

TPS2456-Q1 RTE 封装和典型应用图





M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range, voltages are referenced to GND (unless otherwise noted)

			MIN	MAX	UNIT
		ILIM_LO, ILIM_HI, FAULT, STATUS, EL, CTL1, CTL2, CTL3, OUT	-0.3	7	
Voltage range	IN to O	UT	-7	7	V
	DP_IN,	DM_IN, DP_OUT, DM_OUT	-0.3	(IN + 0.3) or 5.7	
Input clamp current	DP_IN,	DM_IN, DP_OUT, DM_OUT		±20	mA
Continuous current in SDP or CDP mode	DP_IN	to DP_OUT or DM_IN to DM_OUT		±100	mA
Continuous current in BC1.2 DCP mode	DP_IN	to DM_IN		±50	mA
Continuous output current	OUT			Internally limited	
Continuous output sink current	FAULT	, STATUS		25	mA
Continuous output source current	ILIM_L	O, ILIM_HI		Internally limited	mA
Floatroatatic discharge rating	HBM	AEC-Q100 Classification Level H2		2	kV
Electrostatic discharge rating		AEC-Q100 Classification Level C5		750	V
Operating junction temperature, T _J			-40	Internally limited	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	TPS2546-Q1	LINUT
	THERMAL METRIC	RTE (16 PIN)	UNIT
θ_{JA}	Junction-to-ambient thermal resistance	53.4	
θ_{JCtop}	Junction-to-case (top) thermal resistance	51.4	
θ_{JB}	Junction-to-board thermal resistance	17.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.7	°C/VV
ΨЈВ	Junction-to-board characterization parameter	20.7	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	3.9	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

voltages are referenced to GND (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input voltage, IN	4.5	5.5	V
	Input voltage, logic-level inputs, EN, CTL1, CTL2, CTL3, ILIM_SEL	0	5.5	V
	Input voltage, data line inputs, DP_IN, DM_IN, DP_OUT, DM_OUT	0	V_{IN}	V
V _{IH}	High-level input voltage, EN, CTL1, CTL2, CTL3, ILIM_SEL	1.8		V
V_{IL}	Low-level input voltage, EN, CTL1, CTL2, CTL3, ILIM_SEL		0.8	V
	Continuous current, data line inputs, SDP or CDP mode, DP_IN to DP_OUT, DM_IN to DM_OUT		±30	mA
	Continuous current, data line inputs, BC1.2 DCP mode, DP_IN to DM_IN		±15	mA
I _{OUT}	Continuous output current, OUT	0	2.5	Α
	Continuous output sink current, FAULT, STATUS	0	10	mA
R _{ILIM_XX}	Current-limit set resistors	16.9	750	kΩ
TJ	Operating virtual junction temperature	-40	125	°C



ELECTRICAL CHARACTERISTICS

Unless otherwise noted: $-40 \le T_J \le 125^\circ C$, $4.5 \ V \le V_{IN} \le 5.5 \ V$, $V_{EN} = V_{IN}$, $V_{ILIM_SEL} = V_{IN}$, $V_{CTL1} = V_{CTL2} = V_{CTL3} = V_{IN}$. $R_{\overline{FAULT}} = R_{\overline{STATUS}} = 10 \ k\Omega$, $R_{ILIM_HI} = 20 \ k\Omega$, $R_{ILIM_LO} = 80.6 \ k\Omega$. Positive currents are into pins. Typical values are at 25°C. All voltages are with respect to GND.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
POWER	SWITCH				•			
		$T_J = 25^{\circ}C$, $I_{OUT} = 2$ A		73	84			
R _{DS(on)}	On resistance ⁽¹⁾	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}, \ \text{I}_{\text{OUT}} = 2 \text{ A}$		73	105	mΩ		
		$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}, \text{ I}_{\text{OUT}} = 2 \text{ A}$		73	120			
t _r	OUT voltage rise time	V_{IN} = 5 V, C_L = 1 μ F, R_L = 100 Ω (see Figure 23 and	0.7	1	1.6			
t _f	OUT voltage fall time	Figure 24)	0.2	0.35	0.5	ms		
t _{on}	OUT voltage turn-on time	V_{IN} = 5 V, C_L = 1 μ F, R_L = 100 Ω (see Figure 23 and		2.7	4	mo		
t _{off}	OUT voltage turn-off time	Figure 25)		1.7	3	ms		
I_{REV}	Reverse leakage current	$V_{OUT} = 5.5 \text{ V}, V_{IN} = V_{EN} = 0 \text{ V}, -40 \le T_{J} \le 85^{\circ}\text{C},$ Measure I_{OUT}			2	μΑ		
DISCHA	RGE				·			
R _{DCHG}	OUT discharge resistance		400	500	630	Ω		
t _{DCHG_L}	Long OUT discharge hold time	Time V _{OUT} < 0.7 V (see Figure 26)	1.3	2	2.9	s		
t _{DCHG_S}	Short OUT discharge hold time	Time V _{OUT} < 0.7 V (see Figure 26)	205	310	450	ms		
EN, ILIM	SEL, CTL1, CTL2, CTL3 INPUTS							
	Input pin rising logic threshold voltage		1	1.35	1.70	٧		
	Input pin falling logic threshold voltage		0.85	1.15	1.45	٧		
	Hysteresis ⁽²⁾			200		mV		
	Input current	Pin voltage = 0 V or 5.5 V	-0.5		0.5	μΑ		
ILIMSEL	CURRENT LIMIT				•			
		$V_{ILIM_SEL} = 0 \text{ V}, R_{ILIM_LO} = 210 \text{ k}\Omega$	205	240	275			
		$V_{ILIM_SEL} = 0 \text{ V}, R_{ILIM_LO} = 80.6 \text{ k}\Omega$	575	625	680			
Ios	OUT short circuit current limit (1)	$V_{ILIM_SEL} = 0 \text{ V}, R_{ILIM_LO} = 22.1 \text{ k}\Omega$	2120	2275	2430	mA		
		$V_{ILIM_SEL} = V_{IN}, R_{ILIM_HI} = 20 \text{ k}\Omega$	2340	2510	2685			
		$V_{ILIM_SEL} = V_{IN}, R_{ILIM_HI} = 16.9 \text{ k}\Omega$	2770	2970	3170			
t _{IOS}	Response time to OUT short circuit ⁽²⁾	V_{IN} = 5.0 V, R = 0.1 Ω , lead length = 2 inches (see Figure 27)		1.5		μs		
SUPPLY	CURRENT		•		'			
I _{IN_OFF}	Disabled IN supply current	$V_{EN} = 0 \text{ V}, V_{OUT} = 0 \text{ V}, -40 \le T_{J} \le 85^{\circ}\text{C}$		0.1	2	μΑ		
		$V_{CTL1} = V_{CTL2} = V_{IN}, V_{CTL3} = 0 \text{ V}, V_{ILIM_SEL} = 0 \text{ V}$		165	220			
		V _{CTL1} = V _{CTL2} = V _{CTL3} = V _{IN} , V _{ILIM_SEL} = 0 V		175	230			
I _{IN_ON}	Enabled IN supply current	$V_{CTL1} = V_{CTL2} = V_{IN}, V_{CTL3} = 0 V, V_{ILIM_SEL} = V_{IN}$		185	240	μΑ		
_		V _{CTL1} = V _{CTL2} = V _{IN} , V _{CTL3} = VIN, V _{ILIM_SEL} = V _{IN}		195	250	_ '		
		$V_{CTL1} = 0 \text{ V}, V_{CTL2} = V_{CTL3} = V_{IN}$		215	270			

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature. Thermal effects must be taken into account separately.

⁽²⁾ These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.



ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise noted: $-40 \le T_J \le 125^{\circ}C$, $4.5 \ V \le V_{IN} \le 5.5 \ V$, $V_{EN} = V_{IN}$, $V_{ILIM_SEL} = V_{IN}$, $V_{CTL1} = V_{CTL2} = V_{CTL3} = V_{IN}$. $R_{\overline{FAULT}} = R_{\overline{STATUS}} = 10 \ k\Omega$, $R_{ILIM_HI} = 20 \ k\Omega$, $R_{ILIM_LO} = 80.6 \ k\Omega$. Positive currents are into pins. Typical values are at 25°C. All voltages are with respect to GND.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UNDER	VOLTAGE LOCKOUT				,	
V _{UVLO}	IN rising UVLO threshold voltage		3.9	4.1	4.3	V
	Hysteresis (3)			100		mV
FAULT			•		•	
	Output low voltage	I _{FAULT} = 1 mA			100	mV
	Off-state leakage	V _{FAULT} = 5.5 V			1	μΑ
	Over current FAULT rising and falling deglitch		5	8.2	12	ms
STATUS	5		•		•	
	Output low voltage	I _{STATUS} = 1 mA			100	mV
	Off-state leakage	V _{STATUS} = 5.5 V			1	μΑ
THERM	AL SHUTDOWN				,	
	Thermal shutdown threshold		155			
	Thermal shutdown threshold in current-limit		135			°C
	Hysteresis (3)			20		

⁽³⁾ These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

ELECTRICAL CHARACTERISTICS, HIGH-BANDWIDTH SWITCH

Unless otherwise noted: $-40 \le T_J \le 125^{\circ}C$, $4.5 \ V \le V_{IN} \le 5.5 \ V$, $V_{EN} = V_{IN}$, $V_{ILIM_SEL} = V_{IN}$, $V_{CTL1} = V_{CTL2} = V_{CTL3} = V_{IN}$. $R_{\overline{FAULT}} = R_{\overline{STATUS}} = 10 \ k\Omega$, $R_{ILIM_HI} = 20 \ k\Omega$, $R_{ILIM_LO} = 80.6 \ k\Omega$, Positive currents are into pins. Typical values are at 25°C. All voltages are with respect to GND.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HIGH-BA	ANDWIDTH ANALOG SWITCH				'	
	DP/DM switch on resistance	V _{DP/DM_OUT} = 0 V, I _{DP/DM_IN} = 30 mA		2	4	Ω
	DP/DIVI SWITCH OF TESISTATICE	$V_{DP/DM_OUT} = 2.4 \text{ V}, I_{DP/DM_IN} = -15 \text{ mA}$		3	6	Ω
	Switch resistance mismatch between	$V_{DP/DM_OUT} = 0 V$, $I_{DP/DM_IN} = 30 mA$		0.05	0.15	Ω
	DP/DM channels	$V_{DP/DM_OUT} = 2.4 \text{ V}, I_{DP/DM_IN} = -15 \text{ mA}$		0.05	0.15	Ω
	DP/DM switch off-state capacitance ⁽¹⁾	$V_{EN} = 0 \text{ V}, V_{DP/DM_IN} = 0.3 \text{ V}, V_{ac} = 0.6 \text{ V}_{pk-pk}, f = 1 \text{ MHz}$		3		pF
	DP/DM switch on-state capacitance (2)	$V_{DP/DM_IN} = 0.3 \text{ V}, V_{ac} = 0.6 V_{pk-pk}, f = 1 \text{ MHz}$		5.4		pF
O _{IRR}	Off-state isolation (3)	V _{EN} = 0 V, f = 250 MHz		33		dB
X _{TALK}	On-state cross channel isolation (3)	f = 250 MHz		52		dB
	Off-state leakage current	$V_{EN} = 0 \text{ V}, V_{DP/DM_IN} = 3.6 \text{ V}, V_{DP/DM_OUT} = 0 \text{ V},$ measure I_{DP/DM_OUT}		0.1	1.5	μA
BW	Bandwidth (-3 dB) ⁽³⁾	$R_L = 50 \Omega$		2.6		GHz
t _{pd}	Propagation delay ⁽³⁾			0.25		ns
t _{SK}	Skew between opposite transitions of the same port $(t_{\text{PHL}} - t_{\text{PLH}})$			0.1		ns

⁽¹⁾ The resistance in series with the parasitic capacitance to GND is typically 250 Ω .

²⁾ The resistance in series with the parasitic capacitance to GND is typically 150 Ω

⁽³⁾ These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.



ELECTRICAL CHARACTERISTICS, CHARGING CONTROLLER


Unless otherwise noted: $-40 \le T_J \le 125^{\circ}\text{C}$, $4.5 \text{ V} \le V_{\text{IN}} \le 5.5 \text{ V}$, $V_{\text{EN}} = V_{\text{IN}}$, $V_{\text{ILIM_SEL}} = V_{\text{IN}}$, $V_{\text{CTL1}} = 0 \text{ V}$, $V_{\text{CTL2}} = V_{\text{CTL3}} = V_{\text{IN}}$. $R_{\overline{\text{FAULT}}} = R_{\overline{\text{STATUS}}} = 10 \text{ k}\Omega$, $R_{\text{ILIM_HI}} = 20 \text{ k}\Omega$, $R_{\text{ILIM_LO}} = 80.6 \text{ k}\Omega$, Positive currents are into pins. Typical values are at 25°C. All voltages are with respect to GND.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SHORTED I	MODE (BC1.2 DCP)	VCTL1 = VIN, VCTL2 = VCTL3 = 0 V				
	DP_IN/DM_IN shorting resistance			125	200	Ω
1.2 V Mode					•	
	DP_IN/DM_IN output voltage		1.19	1.25	1.31	V
	DP_IN/DM_IN output impedance		60	75	94	kΩ
DIVIDER1 N	IODE					
	DP_IN Divider1 output voltage		1.9	2	2.1	V
	DM_IN Divider1 output voltage		2.57	2.7	2.84	V
	DP_IN output impedance		8	10.5	12.5	kΩ
	DM_IN output impedance		8	10.5	12.5	kΩ
DIVIDER2 N	IODE	IOUT = 1 A				
	DP_IN Divider2 output voltage		2.57	2.7	2.84	V
	DM_IN Divider2 output voltage		1.9	2	2.1	V
	DP_IN output impedance		8	10.5	12.5	kΩ
	DM_IN output impedance		8	10.5	12.5	kΩ
CHARGING	DOWNSTREAM PORT	VCTL1 = VCTL2 = VCTL3 = VIN				
V_{DM_SRC}	DM_IN CDP output voltage	$V_{DP_IN} = 0.6 \text{ V},$ -250 $\mu\text{A} < I_{DM_IN} < 0 \ \mu\text{A}$	0.5	0.6	0.7	V
V_{DAT_REF}	DP_IN rising lower window threshold for V _{DM_SRC} activation		0.25		0.4	V
	Hysteresis ⁽¹⁾			50		mV
V _{LGC_SRC}	DP_IN rising upper window threshold for V _{DM_SRC} de-activation		0.8		1	V
	Hysteresis ⁽¹⁾			100		mV
I _{DP SINK}	DP_IN sink current	V _{DP_IN} = 0.6 V	40	70	100	μΑ
LOAD DETE	CT – NONPOWER WAKE	VCTL1 = VCTL2 = VCTL3 = VIN			-	
I _{LD}	IOUT rising load detect current threshold		635	700	765	mA
	Hysteresis ⁽¹⁾			50		mA
t _{LD SET}	Load detect set time		140	200	275	ms
_	Load detect reset time		1.9	3	4.2	S
LOAD DETE	CT – POWER WAKE	VCTL1 = VCTL2 = 0 V, VCTL3 = VIN				
I _{OS_PW}	Power wake short circuit current limit		32	55	78	mA
	I _{OUT} falling power wake reset current detection threshold		23	45	67	mA
	Reset current hysteresis ⁽¹⁾			5		mA
	Power wake reset time		10.7	15	20.6	S

⁽¹⁾ These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.



DEVICE INFORMATION




PIN FUNCTIONS

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
CTL1	6	I	
CTL2	7	I	The CTL pins are logic-level inputs used to control the charging mode and the signal switches (see Table 3). These pins tie directly to IN or GND without a pullup or pulldown resistor.
CTL3	8	I	Table of Those pine to allow, to it of one manage of pallacin resistor
DM_IN	11	I/O	D– data line to downstream connector
DM_OUT	2	I/O	D– data line to USB host controller
DP_IN	10	I/O	D+ data line to downstream connector
DP_OUT	3	I/O	D+ data line to USB host controller
EN	5	I	EN is the logic-level input for turning on and off the power switch and the signal switches. Logic low turns off the signal and power switches and holds OUT in discharge. EN ties directly to IN or GND without a pullup or pulldown resistor.
FAULT	13	0	This pin is the active-low open-drain output and is asserted during overtemperature or current-limit conditions.
GND	14	Р	Ground connection
ILIM_HI	16	I	This pin is an external resistor connection used to set the high current-limit threshold.
ILIM_LO	15	I	This pin is an external resistor connection used to set the low current-limit threshold and the load detection current threshold. A resistor to ILIM_LO is optional; see Current-Limit Settings.
ILIM_SEL	4	I	This pin is the logic-level input signal used to control the charging mode, current limit threshold, and load detection (see Table 3). ILIM_SEL ties directly to IN or GND without a pullup or pulldown resistor.
IN	1	Р	IN is the input voltage and supply voltage. Connect this pin to a 0.1-µF or greater ceramic capacitor from IN to GND and as close to the device as possible.
OUT	12	Р	Power-switch output
PowerPAD™	_	_	The PowerPAD is internally connected to GND and is used to heat-sink the device to the circuit board traces. Connect the PowerPAD to the GND plane.
STATUS	9	0	This pin is the active-low open-drain output and is asserted in load detection conditions.

(1) G = Ground, I = Input, O = Output, P = Power





TPS2546-Q1 FUNCTIONAL BLOCK DIAGRAM






TYPICAL CHARACTERISTICS





OUT-DISCHARGE RESISTANCE VS TEMPERATURE 580 V_{IN} = 4.5 V V_{IN} = 5 V V_{IN} = 5.5 V





TYPICAL CHARACTERISTICS (continued) PPLY CURRENT ENABLED-IN SUPPLY CURRENT — SDP

DISABLED-IN SUPPLY CURRENT vs TEMPERATURE 12 $V_{IN} = 5.5 \text{ V}$ 1 Disabled IN Supply Current (µA) 0.8 0.6 0.4 0.2 0 -20 60 80 -40 20 100





Figure 6.

ENABLED-IN SUPPLY CURRENT — CDP

Figure 5.

Junction Temperature (°C)



ENABLED-IN SUPPLY CURRENT — DCP AUTO





Figure 8.



TYPICAL CHARACTERISTICS (continued) STATUS AND FAULT OUTPUT LOW VOLTAGE DATA TRANSMISSION CHARACTERISTICS



DATA TRANSMISSION CHARACTERISTICS
VS
FREQUENCY





Figure 9.



ON-STATE CROSS-CHANNEL ISOLATION





Figure 12.



TYPICAL CHARACTERISTICS (continued) MPLIANCE TEST PATTERN EYE DIAGRAM USING USB-COMPLIANCE TEST PATTERN



(with data switch) 0.5 0.4 0.3 0.2 Differential Signal (V) 0.1 0 -0.1 -0.2 -0.3-0.4-0.50.2 0.4 0.6 0.8 1 1.2 1.4 1.6 2 1.8 Time (ns) G014 Figure 14.

I_{OUT} RISING LOAD-DETECT THRESHOLD AND OUT SHORT-CIRCUIT CURRENT LIMIT VS TEMPERATURE




Figure 15.





Figure 16.






G022

Figure 19.

Figure 20.





 $\mathbf{V}_{\mathsf{OUT}}$



PARAMETER MEASUREMENT DESCRIPTION




Figure 23. OUT Rise and Fall Test Load




Figure 25. Enable Timing, Active-High Enable




Figure 24. Power-On and Power-Off Timing




Figure 26. OUT-Discharge During Mode Change




Figure 27. Output Short-Circuit Parameters



DETAILED DESCRIPTION

Overview

The following overview references various industry standards. TI recommends to consult the most up-to-date standards to ensure the most recent and accurate information. Rechargeable portable equipment requires an external power source to charge batteries. USB ports are a convenient location for charging because of an available 5-V power source. Universally accepted standards are required to ensure host and client-side devices operate together in a system to ensure power-management requirements are met. Traditionally, host ports following the USB-2.0 specification must provide at least 500 mA to downstream client-side devices. Because multiple USB devices can be attached to a single USB port through a bus-powered hub, the client-side device sets the power allotment from the host to ensure the total current draw does not exceed 500 mA. In general, each USB device is granted 100 mA and can request more current in 100-mA unit steps up to 500 mA. The host grants or denies additional current based on the available current. A USB-3.0 host port not only provides higher data rate than a USB-2.0 port but also raises the unit load from 100 mA to 150 mA. Providing a minimum current of 900 mA to downstream client-side devices is required.

Additionally, the success of USB has made the micro-USB and mini-USB connectors a popular choice for wall-adapter cables. A micro-USB or mini-USB allows a portable device to charge from both a wall adapter and USB port with only one connector. As USB charging has gained popularity, the 500-mA minimum defined by USB 2.0, or 900 mA for USB 3.0, has become insufficient for many handset and personal media players, which require a higher charging rate. Wall adapters provide much more current than 500 or 900 mA. Several new standards have been introduced defining protocol handshaking methods that allow host and client devices to acknowledge and draw additional current beyond the 500-mA and 900-mA minimum defined by USB 2.0 and USB 3.0, respectively, while still using a single micro-USB or mini-USB input connector.

The TPS2546-Q1 device supports four of the most-common USB-charging schemes found in popular hand-held media and cellular devices.

- USB Battery Charging Specification BC1.2
- Chinese Telecommunications Industry Standard YD/T 1591-2009
- Divider mode
- 1.2 V Mode

The YD/T 1591-2009 standard is a subset of the BC1.2 specification and is supported by a majority of devices that implement USB changing. Divider and 1.2-V charging schemes are supported in devices from specific and popular device makers.

The BC1.2 specification includes three different port types:

- Standard downstream port (SDP)
- Charging downstream port (CDP)
- Dedicated charging port (DCP)

BC1.2 defines a charging port as a downstream-facing USB port that provides power for charging portable equipment. Under this definition, CDP and DCP are defined as charging ports.

Table 1 lists the differences between these port types.

Table 1. Operating Modes

PORT TYPE	SUPPORT USB 2.0 COMMUNICATION	MAXIMUM ALLOWABLE CURRENT DRAW BY PORTABLE DEVICE (A)
SDP (USB 2.0)	Yes	0.5
SDP (USB 3.0)	Yes	0.9
CDP	Yes	1.5
DCP	No	1.5



Standard Downstream Port (SDP) — USB 2.0 and USB 3.0

An SDP is a traditional USB port that follows USB 2.0 and USB 3.0 protocol. An SDP supplies a minimum of 500 and 900-mA per port. USB 2.0 and USB 3.0 communications is supported, and the host controller must be active to allow charging. The TPS2546-Q1 device supports SDP mode in system-power state S0 when the system is completely powered ON and fully operational. For more details on the control pin (CTL1–CTL3) settings used to program this state, see Table 3.

Charging Downstream Port (CDP)

A CDP is a USB port that follows USB BC1.2 and supplies a minimum of 1.5 A per port. A CDP provides power and meets the USB-2.0 requirements for device enumeration. USB-2.0 communication is supported, and the host controller must be active to allow charging. The difference between CDP and SDP is the host-charge handshaking logic that identifies this port as a CDP. A CDP is identifiable by a compliant BC1.2 client device and allows for additional current draw by the client device.

The CDP hand-shaking process occurs in two steps. During step one the portable equipment outputs a nominal 0.6-V output on the D+ line and reads the voltage input on the D- line. The portable device detects the connection to an SDP if the voltage is less than the nominal data detect voltage of 0.3 V. The portable device detects the connection to a CDP if the D- voltage is greater than the nominal data detect voltage of 0.3 V and optionally less than 0.8 V.

The second step is necessary for portable equipment to determine if the equipment is connected to a CDP or a DCP. The portable device outputs a nominal 0.6-V output on the D– line and reads the voltage input on the D+ line. The portable device concludes the equipment is connected to a CDP if the data line being read remains less than the nominal data detect voltage of 0.3 V. The portable device concludes it is connected to a DCP if the data line being read is greater than the nominal data detect voltage of 0.3 V.

The TPS2546-Q1 device supports CDP mode in system-power state S0 when the system is completely powered ON and fully operational. For more details on control pin (CTL1-CTL3) settings used to program this state see Table 3.

Dedicated Charging Port (DCP)

A DCP only provides power and does not support data connection to an upstream port. As shown in the following sections, a DCP is identified by the electrical characteristics of the data lines. The TPS2546-Q1 device emulates DCP in two charging states: DCP Forced and DCP Auto (see Figure 32). In DCP-Forced state the device supports one of the two DCP charging schemes, either Divider1 or Shorted. In the DCP-Auto state, the device charge-detection state machine is activated to selectively implement charging schemes involved with the Shorted, Divider1, Divider2, and 1.2 V Mode. The Shorted DCP mode complies with BC1.2 and Chinese Telecommunications Industry Standard YD/T 1591-2009, while the Divider1, Divider2, and 1.2 V Mode are employed to charge devices that do not comply with the BC1.2 DCP standard.

DCP BC1.2 and YD/T 1591-2009

Both standards define that the D+ and D- data lines must be shorted together with a maximum series impedance of 200 Ω , as shown in Figure 28.






Figure 28. DCP Supporting BC1.2 and YD/T 1591-2009

DCP Divider-Charging Scheme

The device supports two divider charging schemes, Divider1 and Divider2, as shown in Figure 29 and Figure 30, respectively. In the Divider1 charging scheme the device applies 2 V and 2.7 V to D+ and D- data lines, respectively, which is reversed in Divider2 mode.




Figure 29. DCP Divider1 Charging Scheme




Figure 30. DCP Divider2 Charging Scheme



DCP 1.2 V Charging Scheme

The DCP 1.2 V charging scheme is used by some hand-held devices to enable fast charging at 2 A. The TPS2546-Q1 device supports this scheme in DCP-Auto state before the device enters BC1.2 Shorted state. To simulate this charging scheme, the D+ and D- lines are shorted and pulled up to 1.2 V for a fixed duration. Then the device moves to DCP Shorted mode as defined in the BC1.2 specification and as shown in Figure 31




Figure 31. DCP 1.2-V Charging Scheme

DCP Auto Mode

As previously discussed, the TPS2546-Q1 device integrates an auto-detect state machine that supports all the DCP charging schemes. The auto-detect state machine starts in the Divider1 scheme, however, if a BC1.2 or YD/T 1591-2009 compliant device is attached, the TPS2546-Q1 responds by discharging OUT, turning the power switch back on and operating in 1.2 V Mode briefly before entering BC1.2 DCP mode. Then the auto-detect state machine stays in that mode until the device releases the data line, in which case the auto-detect state machine goes back to the Divider1 scheme. When a Divider1-compliant device is attached, the TPS2546-Q1 device stays in the Divider1 state.

Also, the TPS2546-Q1 device automatically switches between the Divider1 and Divider2 schemes based on the charging current drawn by the connected device. Initially, the device sets the data lines to the Divider1 scheme. If a charging current of greater than 750 mA is measured by the TPS2546-Q1 device, the auto-detect state machine switches to the Divider2 scheme. After switching to the Divider2 scheme, the auto-detect state machine tests the peripheral device to ensure that the device continues to charge at a high current. If the peripheral device continues to charge, then the auto-detect state machine stays in Divider2 scheme, otherwise the auto-detect state machine reverts to the Divider1 scheme.




Figure 32. DCP Auto Mode



DCP Forced Shorted and DCP Forced Divider1

In this mode the device is permanently set to one of the DCP schemes (BC1.2, YD/T 1591-2009, or Divider1) as commanded by the control pin setting per Table 3.

High-Bandwidth Data Line Switch

The TPS2546-Q1 device passes the D+ and D- data lines through the device to enable monitoring and handshaking while supporting the charging operation. A wide bandwidth signal switch allows data to pass through the device without corrupting signal integrity. The data line switches are turned on in any of the CDP or SDP operating modes. The EN input must be at logic high for the data line switches to be enabled.


NOTE

- 1. While in CDP mode, the data switches are ON, even during CDP handshaking.
- The data line switches are OFF if EN or all CTL pins are held low, or if in DCP mode. The switches are not automatically turned off if the power switch (IN to OUT) is in current-limit.
- 3. The data switches are only for USB-2.0 differential pair. In the case of a USB-3.0 host, the super-speed differential pairs must be routed directly to the USB connector without passing through the TPS2546-Q1 device.
- 4. Data switches are OFF during OUT (VBUS) discharge.



Device Operation

Figure 33 shows the simplified device state diagram. Power-on-reset (POR) holds the device in the initial state while the output is held in discharge mode. Any POR event causes the device to renter the initial state. After POR clears, the device goes to the next state depending on the CTL lines as shown in Figure 33.



NOTE: All shaded boxes are device charging modes.

Table 2 lists the CTL settings corresponding to flow line conditions.

Figure 33. TPS2546-Q1 Charging States

Table 2. Device Control Pins

Flow Line Condition	CTL1	CTL2	CTL3	ILIM_SEL
DCH (Discharge)	0	0	0	X
CDP	1	1	1	1
SDP2 (No discharge to or from CDP)	1	1	1	0
SDP4 (Discharge to and from any charging state including CDP)	1	1	0	X
SDP1 (Discharge to and from any charging state including CDP)	0	1	0	X
DCP_SHORTED	1	0	0	X
DCP / DIVIDER	1	0	1	X
DCR Auto	0	1	1	X
DCP_Auto	0	0	1	X



Output Discharge

To allow a charging port to renegotiate current with a portable device, the TPS2546-Q1 device uses the OUT discharge function. The device proceeds by turning off the power switch while discharging OUT. The device then turns on the power switch again to reassert the OUT voltage. This discharge function is automatically applied, as shown in Figure 33. There are two discharge times, t_{DCHG_L} and t_{DCHG_S} . t_{DCHG_L} is from SDP1/SDP2/CDP to DCP_Auto, and t_{DCHG_S} is from DCP_Auto to SDP1/SDP2/CDP.

Wake-On-USB Feature (Mouse and Keyboard Wake Feature)

USB-2.0 Background Information

The data lines of the TPS2546-Q1 device interface with USB-2.0 devices. USB 2.0 defines three types of devices according to data rate. The following lists outline the three devices and the characteristics relevant to TPS2546-Q1 wake-on-USB operation.

Low-speed USB devices:

- 1.5 Mb/s
- Examples include wired mice and keyboards
- Does not include devices that require battery charging
- All signaling performed at 2-V and 0.8-V high and low logic levels
- D- goes high to signal connect and when placed into suspend
- D– goes high when not transmitting data packets

Full-speed USB devices:

- 12 Mb/s
- Examples include wireless mice and keyboards, legacy phones, and music players
- · Includes some legacy devices that require battery charging
- All signaling performed at 2-V and 0.8-V high and low logic levels
- D+ goes high to signal connect and when placed into suspend
- D+ goes high when not transmitting data packets

High-speed USB devices:

- 480 Mb/s
- · Examples include tablets, phones, and music players
- Includes many devices that require battery charging
- Connect and suspend signaling performed at 2-V and 0.8-V high and low logic levels
- Data packet signaling performed at logic levels below 0.8 V
- D+ goes high to signal connect and when placed into suspend (same as a full-speed device)
- D+ and D- go low when not transmitting data packets

Wake-On-USB

Wake-on-USB is the ability of a wake-configured USB device to wake a computer system from the S3 sleep-state of the device back to the S0 working state. Wake-on-USB requires the data lines to connect to the system USB host before the system is placed into S3 sleep state. Wake-on-USB also requires that the lines remain continuously connected until they are used to wake the system.

The TPS2546-Q1 device supports low-speed and high-speed human-interface-device (HID, such as mouse or keyboard) wake functions. There are two scenarios under which the TPS2546-Q1 device supports wake-on-mouse. The following list shows the specific CTL pin changes that the TPS2546-Q1 device overrides. The information is presented as CTL1, CTL2, and CTL3. The ILIM_SEL pin plays no role.

- 1. 111 (CDP/SDP2) to 011 (DCP-Auto)
- 2. 010 (SDP1) to 011 (DCP-Auto)



The 110 (SDP1)-to-011 (DCP-Auto) transition is not supported because the transition involves changes to two CTL pins. Depending on which CTL pin changes first, the device detects either a temporary 111 or 010 command. The 010 command is safe but the 111 command causes an OUT discharge as the TPS2546-Q1 device instead proceeds to the 111 state.

USB Slow-Speed and Full-Speed Device Recognition

The TPS2546-Q1 device can detect low-speed (LS) or full-speed (FS) device attachment when it is in SDP or CDP mode. According to USB specification when no device is attached, the D+ and D- lines are near ground level. When a low-speed compliant device is attached to the charging port of the TPS2546-Q1 device, the D- line is pulled high in the idle state (mouse or keyboard is not activated). However, when an FS device is attached the opposite occurs (D+ is pulled high and D- remains at ground level).

The TPS2546-Q1 device monitors both D+ and D- lines while the CTL-pin settings are in CDP or SDP mode to detect LS-HID or FS-HID device attachment. To support HID sleep wake, the TPS2546-Q1 device must first determine that it is attached to an LS or FS device when the system is in S0 power state. The TPS2546-Q1 device detects an LS or FS device as previously described. While the support of an LS-HID wake is straight forward, supporting FS-HID requires making a distinction between an FS and a high-speed (HS) device. This distinction is important because a HS device always begins as an FS device (by a 1.5-k Ω pullup resistor on D+). The negotiation for high speed then makes the distinction whereby the 1.5-k Ω pullup resistor is removed.

The TPS2546-Q1 device handles the distinction between an FS and HS device at connect by memorizing if the D+ line goes low after connect. A HS device after connect always undergoes negotiation for HS which requires the 1.5-k Ω resistor pullup on D+ to be removed. To memorize an FS device, the TPS2546-Q1 requires the peripheral device to remain connected for at least 60 seconds while the system is in S0 mode before placing the peripheral device in sleep or S3 mode.

This requirement does not apply for an LS device.

NOTE

If the system enters sleep mode earlier than the 60-second window, an FS device may not be recognized and therefore could fail to wake the system from S3.

No CTL-Pin Timing Requirement After Wake Event and Transition from S3 to S0

Unlike the TPS2543 device, there is no CTL-pin timing requirement for the TPS2546-Q1 device when the wake-configured USB device wakes the system from S3 back to S0. The TPS2543 device requires the CTL pins to transition from the DCP-Auto setting back to the SDP or CDP setting within 64 ms of the attached USB device signaling a wake event (such as a mouse click or keyboard key press). This timing condition is not a feature of the TPS2546-Q1 device.

23



Device Truth Table (TT)

The device truth table (TT) lists all valid bias combinations for the three control pins (CTL1 through CTL3), the ILIM_SEL pin, and the corresponding charging mode of each pin. The TT purposely does not match charging modes of the TPS2546-Q1 device with global power states (S0-S5) as the device is neutral to system power states. The TPS2546-Q1 device monitors the CTL inputs and transitions to whichever charging state it is commanded to go to (except when a LS-HID or FS-HID device is detected). For example, if sleep charging is desired when the system is in a standby or hibernate state, then the user must set the CTL pins of the TPS2546-Q1 device to correspond to the DCP_Auto charging mode per Table 3. However, when the system reenters operation mode, then the user must set control pins to correspond to SDP or CDP mode and so on.

Table 3. Truth Table

CTL1	CTL2	CTL3	ILIM_SEL	MODE	CURRENT LIMIT SETTING	STATUS OUTPUT (Active low)	COMMENT
0	0	0	0	Discharge	N/A	OFF	OUT held low
0	0	0	1	Discharge	N/A	OFF	
0	0	1	0	DCP_Auto	ILIM_HI	OFF	Data lines disconnected
0	0	1	1	DCP_Auto	I _{OS_PW} and ILIM_HI ⁽¹⁾	DCP load present ⁽²⁾	Data lines disconnected and Load Detect function active
0	1	0	0	SDP1	ILIM_LO	OFF	Data linear annual d
0	1	0	1	SDP1	ILIM_HI	OFF	Data lines connected
0	1	1	0	DCP_Auto	ILIM_HI	OFF	Data lines disconnected
0	1	1	1	DCP_Auto	ILIM_HI	DCP load present ⁽³⁾	Data lines disconnected and Load Detect function active
1	0	0	0	DCP_Shorted	ILIM_LO	OFF	Device forced to stay in DCP BC1.2 charging
1	0	0	1	DCP_Shorted	ILIM_HI	OFF	mode
1	0	1	0	DCP / Divider1	ILIM_LO	OFF	Device forced to stay in DCP Divider1 charging
1	0	1	1	DCP / Divider1	ILIM_HI	OFF	mode
1	1	0	0	SDP1	ILIM_LO	OFF	
1	1	0	1	SDP1	ILIM_HI	OFF	Data lines connected
1	1	1	0	SDP2 ⁽⁴⁾	ILIM_LO	OFF	
1	1	1	1	CDP ⁽⁴⁾	ILIM_HI	CDP load present ⁽⁵⁾	Data lines connected and Load detect active

⁽¹⁾ The TPS2546-Q1 current-limit (I_{OS}) automatically switches between I_{OS_PW} and the value set by ILIM_HI according to the *Load Detection – Power Wake* functionality.

Use Table 4 as an aid to program the TPS2546-Q1 device according to the system states. Programming of the TPS2546-Q1 device is not restricted to the following settings.

Table 4. Control-Pin Settings Matched to System-Power States

SYSTEM GLOBAL POWER STATE	TPS2546-Q1 CHARGING MODE	CTL1	CTL2	CTL3	ILIM_SEL	CURRENT-LIMIT SETTING
S0	SDP1	1	1	0	1 or 0	ILIM_HI / ILIM_LO
S0	SDP2, no discharge to and from CDP	1	1	1	0	ILIM_LO
S0	CDP, load detection with ILIM_LO + 60-mA thresholds or if a BC1.2 primary detection occurs	1	1	1	1	ILIM_HI
S4 or S5	Auto mode, load detection with power-wake thresholds	0	0	1	1	ILIM_HI
S3, S4, or S5	Auto mode, no load detection	0	0	1	0	ILIM_HI
S3	Auto mode, keyboard and mouse wake up, load detection with ILIM_LO + 60-mA thresholds	0	1	1	1	ILIM_HI
S3	Auto mode, keyboard and mouse wake up, no load detection	0	1	1	0	ILIM_HI
S3	SDP1, keyboard and mouse wake up	0	1	0	1 or 0	ILIM_HI / ILIM_LO

⁽²⁾ The DCP load present is governed by the Load Detection – Power Wake limits.

⁽³⁾ The DCP load present is governed by the *Load Detection – Non-Power Wake* limits.

⁽⁴⁾ OUT does not discharge when changing between 1111 and 1110.

⁽⁵⁾ The CDP load present is governed by the Load Detection - Non-Power Wake limits and BC1.2 primary detection.



Load Detect

The TPS2546-Q1 device offers system designers a unique power-management strategy not available from similar industry devices. The device suports two power-management schemes through the STATUS pin:

- 1. Power Wake (PW)
- 2. Port-Power Management (PPM)

Either feature is implemented in a system depending on the power savings goals for the system. In general, the PW feature is used mainly in mobile systems, like a notebook, where saving battery power when the system is in deep sleep (S4 or S5) state is imperative. The PPM feature is implemented when multiple charging ports are supported in the same system and the system power-rating cannot support high-current charging on multiple ports simultaneously.


Power Wake

The goal of the PW feature is to save the system power when the system is in S4 or S5 state. In S4 or S5 state, the system is in deep sleep and typically runs off of the battery. In this state, every milliwatt saved translates to battery-life extension. In this state, the TPS2546-Q1 device monitors the charging current at the OUT pin. This state also provides a mechanism through the STATUS pin to switch out the high-power DC-DC controller and switch in a low-power LDO when the charging current requirement is less than 45 mA (typical) (for example: when no peripheral device is connected at the charging port or when a device has attained a full battery charge and draws less than 45 mA). See Figure 34 for the power-wake flow chart and description.



Load being Charged

- The TPS2546-Q1 device is asserting power wake.
- · System power is at its full capability.
- Load can charge at high current.
- The TPS2546-Q1 device monitors port to detect when charging load is done charging or removed.



Charging Load Not Detected.

- The TPS2546-Q1 device is not asserting power wake. System power is in a low power state to save energy.
- The TPS2546-Q1 device monitors port to detect when charging load is attached and tries to charge.

Figure 34. Power-Wake Flow chart



Implementing Power Wake in Notebook System

See Figure 35, Figure 36, and Figure 37 for the implementation of power wake in notebook platforms with the TPS2546-Q1 device. The power-wake function is used to select between a high-power DC-DC converter and low-power LDO (100 mA) based on charging requirements. System power-saving is achieved when the device is under no charging conditions (the connected device is fully charged or no device is connected), the DC-DC converter is turned off (to save power because the converter is less efficient in a low-power operating region), and the low-power LDO supplies standby power to the charging port.

Power wake is activated in S4 or S5 mode (0011 setting, see Table 3). The TPS2546-Q1 charges a connected device as shown in Figure 35. The STATUS pin is pulled low (Case 1) which switches-out the LDO and switchesin the DC-DC converter to handle high-current charging.




Figure 35. Case 1: System in S4 or S5, Device Charging

As shown in Case 2A and Case 2B (Figure 36 and Figure 37, respectively), when the connected device is fully charged or disconnects from the charging port, the charging current falls. If the charging current falls to less than 45 mA and stays below this threshold for more than 15 seconds, the TPS2546-Q1 device automatically sets a 55-mA internal current-limit and the STATUS pin is pulled high (see Figure 36 and Figure 37). As a result, the DC-DC converter turns off and the LDO turns on. The 55-mA current-limit prevents the output voltage of the low-power LDO from collapsing in case there is a spike in the current draw because of device attachment or other activity such as a display-panel LED turning on in a connected device.

When a device is attached and draws less than 55 mA of charging current, the TPS2546-Q1 reaches the internal current-limit (see the power-wake flow chart, Figure 34). When the device reaches the internal current-limit, device pulls STATUS low, turns on the DC-DC converter, and turns off the LDO. The TPS2546-Q1 device discharges OUT for more than 2 seconds (typical) to allow the main power supply to turn on. After the discharge of OUT, the device turns on again with the current-limit set by ILIM_HI (Case 1).






Figure 36. Case 2A: System in S4 or S5, No Device Attached




Figure 37. Case 2B: System in S4 or S5, Attached Device Fully Charged



Port Power Management

PPM is the intelligent and dynamic allocation of power. PPM is for systems that have multiple charging ports but cannot power them all simultaneously. The goals of this feature include the following:

- 1. Enhance the user experience by removing the need of the user to search for a charging port.
- 2. Design the power supply only for a reasonable charging load.

All ports are initially allowed to broadcast high-current charging. The charging current-limit is based on the setting of the ILIM_HI resistor connection. The system monitors STATUS to see when high current loads are present. Once the allowed number of ports assert STATUS, the remaining ports are toggled to a noncharging port. Noncharging ports are SDP ports with a current-limit based on ILIM_LO. The TPS2546-Q1 device allows for a system to toggle between charging and noncharging ports either with or without an OUT discharge.

Benefits of PPM

The benefits of PPM include the following:

- Delivers better user experience
- · Prevents overloading of system power supply
- Allows for dynamic power limits based on system state
- Allows every port to potentially be a high-power charging port
- Allows for smaller power-supply capacity because loading is controlled

PPM Details

All ports (CDP or DCP) are allowed to broadcast high-current charging. The current-limit is based on ILIM_HI. The system monitors the STATUS pin to see when high current loads are present. Once the allowed number of ports assert STATUS, the remaining ports are toggled to an SDP noncharging port. The SDP current-limit is based on the ILIM_LO setting. The SDP ports are automatically toggled back to CDP or DCP mode when a charging port deasserts STATUS.

Based on the CTL settings, a provision exists for a port to toggle between charging and noncharging ports either with or without a VBUS discharge (for example, when a port is in SDP2 mode (1110) and the ILIM_SEL pin toggles to 1 because of another port releasing high current requirements). The SDP2 port automatically reverts to CDP mode (1111) without a discharge event, which is desirable if this port was connected to a media device which synced data from the SDP2 port. A discharge event interrupts the syncing activity on the port and confuses the user.

The STATUS trip-point is based on the programmable ILIM_LO current-limit set point. The port is using the ILIM_HI current-limit; STATUS is *not* a current-limit. Because ILIM_LO defines the current-limit for an SDP port, use the ILIM_LO value to define a high current load. STATUS asserts in CDP and DCP when the load current is above ILIM_LO for 200 ms (typical). STATUS also asserts in CDP when an attached device completes a BC1.2 primary detection. STATUS deasserts in CDP and DCP when the load current is below ILIM_LO 10 mA for 3 seconds (typical).

Implementing PPM in a System with Two Charging Ports

Figure 38 shows the implementation of the two charging ports, each with a TPS2546-Q1 device. In this example, the 5-V power supply for the two charging ports is rated at less than 3 A or less than 15 W maximum. Both devices have R_{LIM} chosen to correspond to the low (0.9 A) and high (1.5 A) current-limit setting for the port. In this implementation the system can support only one of the two ports at 1.5-A charging current while the other port is set to SDP mode and I_{LIMIT} corresponds to 0.9 A.






Figure 38. Implementing Port-Power Management in a System Supporting Two Charging Ports

CDP and SDP Auto Switch

The TPS2546-Q1 device is equipped with a CDP and SDP auto-switch feature to support some popular phones in the market. These popular phones do not comply to the BC1.2 specification because they fail to establish a data connection in CDP mode. These phones use primary detection (used to distinguish between an SDP and different types of charging ports) to only identify ports as SDP (data, no charge) or DCP (no data, no charge). These phones do not recognize CDP (data, charge) ports. When connected to a CDP port, these phones classify the port as a DCP and only charge the battery. Because the charging ports are configured as CDP when the computer is in S0, users do not receive the expected data connection (see Figure 39).






Figure 39. CDP and SDP Auto

To remedy this problem, the TPS2546-Q1 device employs a CDP and SDP auto-switch scheme to ensure these BC1.2 noncompliant phones establish data connection using the following steps.

- 1. The TPS2546-Q1 device determines when a noncompliant phone has wrongly classified a CDP port as a DCP port and has not made a data connection.
- 2. The TPS2546-Q1 device automatically completes an OUT (VBUS) discharge and reconfigures the port as an SDP
- 3. When reconfigured as an SDP, the phone detects a connection to an SDP and establishes a data connection.
- 4. The TPS2546-Q1 device then switches automatically back to a CDP without doing an OUT (VBUS) discharge.
- 5. The phone continues to operate like it is connected to an SDP because OUT (VBUS) was not interrupted.

The port is now ready in CDP if a new device is attached.

Overcurrent Protection

When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur. In the first condition, the output is shorted before the device enables or before V_{IN} is applied. The TPS2546-Q1 device senses the short and immediately switches into a constant-current output. In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents flow for 1 to 2 μ s (typical) before the current-limit circuit reacts. The device operates in constant-current mode after the current-limit circuit has responded. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting. The device remains off until the junction temperature cools to approximately 20°C and then restarts. The device continues to cycle on and off until the overcurrent condition is removed.



Current-Limit Settings

The TPS2546-Q1 device has two independent current-limit settings that are programmed externally with a resistor. The ILIM_HI setting is programmed with R_{ILIM_HI} connected between ILIM_HI and GND. The ILIM_LO setting is programmed with R_{ILIM_LO} connected between ILIM_LO and GND. See Table 3 for scenarios when each current-limit is used. Both settings have the same relation between the current-limit and the programming resistor.

R_{ILIM LO} is optional and the ILIM_LO pin can be disconnected if the following conditions are met:

- 1. ILIM SEL is always set high.
- 2. Load Detection Port-Power Management is not used

Equation 1 programs the typical current-limit.

$$I_{OS_{typ}}(mA) = \frac{50500}{(R_{ILIM_{XX}}(k\Omega) + 0.1)}$$
 (1)

 $R_{ILIM\ XX}$ corresponds to either $R_{ILIM\ HI}$ or $R_{ILIM\ LO}$ as appropriate.

TYPICAL CURRENT-LIMIT SETTING VS PROGRAMMING RESISTOR





Figure 40.



Many applications require that the current-limit meet specific tolerance limits. When designing to these tolerance limits, both the tolerance of the TPS2546-Q1 current-limit and the tolerance of the external programming resistor must be taken into account. The following equations approximate the TPS2546-Q1 minimum and maximum current-limits to within a few milliamperes and are appropriate for design purposes. The equations do not constitute part of Tl's published device specifications for purposes of Tl's product warranty. These equations assume an ideal — no variation — external programming resistor. To take resistor tolerance into account, first determine the minimum and maximum resistor values based on the tolerance specifications and use these values in the equations. Because of the inverse relation between the current-limit and the programming resistor, use the maximum resistor value in the $I_{\rm QS\ min}$ equation and the minimum resistor value in the $I_{\rm QS\ max}$ equation.

$$I_{\text{OS_min}}(\text{mA}) = \frac{45661}{(R_{\text{ILIM_XX}}(\text{k}\Omega) + 0.1)^{0.98422}} - 30$$

$$I_{\text{OS_max}}(\text{mA}) = \frac{55639}{(R_{\text{ILIM_XX}}(\text{k}\Omega) + 0.1)^{1.0143}} + 30$$
(3)



The traces routing the R_{ILIM_XX} resistors must be a sufficiently low resistance as to not affect the current-limit accuracy. The ground connection for the R_{ILIM_XX} resistors is also very important. The resistors must reference back to the GND pin of the TPS2546-Q1 device. Follow normal board layout practices to ensure that current flow from other parts of the board does not impact the ground potential between the resistors and the GND pin of the TPS2546-Q1 device.

FAULT Response

The FAULT open-drain output is asserted (active low) during an overtemperature or current-limit condition. The output remains asserted until the fault condition is removed. The TPS2546-Q1 device is designed to eliminate false FAULT reporting by using an internal deglitch circuit for current-limit conditions without the need for external circuitry. This elimination ensures that FAULT is not accidentally asserted because of normal operation such as starting into a heavy capacitive load. Overtemperature conditions are not deglitched and assert the FAULT signal immediately.

www.ti.com.cn

Undervoltage Lockout

The undervoltage-lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold for ULVO. Built-in hysteresis prevents unwanted oscillations on the output due to input voltage drop from large current surges.

Thermal Sense

Two independent thermal-sensing circuits protect the TPS2546-Q1 device if the temperature exceeds recommended operating conditions. These circuits monitor the operating temperature of the power-distribution switch and disable operation. The device operates in constant-current mode during an overcurrent condition, which increases the voltage drop across power switch. The power dissipation in the package is proportional to the voltage drop across the power switch, so the junction temperature rises during an overcurrent condition. The first thermal sensor turns off the power switch when the die temperature exceeds 135°C and the device is in current limit. The second thermal sensor turns off the power switch when the die temperature exceeds 155°C regardless of whether the power switch is in current limit. Hysteresis is built into both thermal sensors, and the switch turns on after the device has cooled by approximately 20°C. The switch continues to cycle off and then on until the fault is removed. The open-drain false-reporting output, FAULT, is asserted (active low) during an overtemperature shutdown condition.



修订历史记录

CI	hanges from Original (October 2013) to Revision A	Page
•	Deleted 特性 列表中的 符合汽车应用要求 和温度等级 1 级文本	1
•	Changed 在 特性 列表中将 D+ 和 D- 改为 D+/D	1
•	Changed 特性 列表中的负载检测着重号	1
•	Deleted 特性 列表中的 USB 兼容着重号	1
•	Deleted 集成 自 特性 列表中的 MOSFET 着重号	1
•	Changed 文档状态从 产品预览 改为生成数据	1
•	Changed DISCHARGE specification in the ELECTRICAL CHARACTERISTICS section by splitting T_{DCHG} into long and short time, and removing test condition for R_{DCHG}	3
•	Deleted max value for DP/DM switch off-state capacitance parameter in the ELECTRICAL CHARACTERISTICS, HIGH-BANDWIDTH SWITCH table	4
•	Deleted max value for DP/DM switch on-state capacitance parameter in the ELECTRICAL CHARACTERISTICS, HIGH-BANDWIDTH SWITCH table	4
•	Deleted max value for t _{SK} in the <i>ELECTRICAL CHARACTERISTICS</i> , <i>HIGH-BANDWIDTH SWITCH</i> table	4
•	Deleted TPS2543 Only from block diagram	7
•	Deleted discharge time of 2 seconds from the TPS2546-Q1 Charging States image in the Device Operation section	20
•	Changed flow line condition names for DCP_SHORT and DCP_DIVIDER in the <i>Device Control Pins</i> table to match those listed in the <i>Truth Table</i>	20
•	Added t _{DCHG_L} and t _{DCHG_S} text to the <i>Output Discharge</i> section	21



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS2546QRTERQ1	NRND	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2546Q	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2546QRTERQ1	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2546QRTERQ1	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2546QRTERQ1	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS2546QRTERQ1	WQFN	RTE	16	3000	346.0	346.0	33.0

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司