

高功率、高效 PoE 受电设备 (PD) 和 DC 至 DC 控制器

特性

- 功率高达 30W (输入) PD
- 针对非隔离转换器对 DC 至 DC 控制进行了优化
- 支持高效拓扑结构
- 完整的 PoE 接口
- 符合 IEEE 802.3at 标准且具有状态标志的增强型 分类
- 适配器或运算 (ORing) 支持
- 稳定耐用的 100V, 0.5Ω 热插拔金属氧化物半导体 场效应晶体管 (MOSFET)
- -40°C 至 125°C 的工作结点温范围
- 行业标准 PowerPAD™ 薄型小外形尺寸 (TSSOP)-24 封装

应用范围

- IEEE 802.3at 兼容器件
- 视频和网络语音 (VoIP) 电话
- RFID 阅读器
- 监控摄像机
- 无线访问点设备


说明

TPS23785B 是一款将以太网供电 (PoE) 受电设备 (PD) 接口与电流模式 DC 至 DC 控制器(针对非隔离转换器进行了优化)组合在一起的器件。 此 PoE 接口支持 IEEE 802.3at 标准。

TPS23785B 支持一定数量的输入电压 ORing 选项, 其中包括最高电压、外部适配器基准和 PoE 优先选 择。 这些特性使得设计人员能够确定哪个电源在所有 情况下来承担负载。

PoE 接口特有与高功率中跨式供电设备 (PSE) (符合 IEEE 802.3at 标准)兼容所需的两事件、物理层分类。签名检测引脚也可被用来强制关闭 PoE 供电。使用一个单个电阻器可将分类设定为已定义类别中的任何一个。

典型应用图



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



说明(续)

DC 至 DC 控制器特有两个支持可编程死区时间的互补栅极驱动器。 这样简化了采用次级同步整流的高效反激式拓扑结构的设计。 如果需要单一 MOSFET 拓扑,可将第二栅极驱动器禁用。 此控制器还特有内部软启动、引导加载程序启动源、电流模式补偿和一个最大值为 78% 的占空比。 一个可编程和可同步振荡器可针对使用效率对设计进行优化并简化控制器的使用以升级现有的电源设计。 具有一个缺省周期的精确可编程消隐简化了常见电流感测滤波器设计平衡。



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT INFORMATION (1)

	DUTY CYCLE	POE UVLO ON / HYST. (V)	CONVERTER UVLO ON / HYST. (V)	PACKAGE	MARKING
TPS23785BPWP	0–78%	35 / 4.5	15 / 6.5	TSSOP-24 PowerPAD™	TPS23785B

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or consult your TI salesperson.

ABSOLUTE MAXIMUM RATINGS(1) (2)

Voltage with respect to V_{SS} unless otherwise noted. Over recommended operating junction temperature range.

		VALUE	UNIT	
	ARTN ⁽²⁾ , COM ⁽²⁾ , DEN, RTN ⁽³⁾ , V _{DD} , V _{DD1}	-0.3 to 100		
Input voltage range	CLS ⁽⁴⁾	-0.3 to 6.5	1	
	[APD, BLNK $^{(4)}$, CTL, DT $^{(4)}$, FRS $^{(4)}$, V _B $^{(4)}$] to [ARTN, COM]	-0.3 to 6.5		
	[P1, P2 ⁽⁴⁾] to [ARTN,COM]	-0.3 to 6.5	V	
	CS to [ARTN,COM]	–0.3 to V _B		
	[ARTN, COM] to RTN	-2 to 2]	
Voltago rango	T2P ⁽⁴⁾ , V _C to [ARTN, COM]	-0.3 to 19		
Voltage range	GATE ⁽⁴⁾ , GAT2 ⁽⁴⁾ to [ARTN, COM]	-0.3 to V _C +0.3		
Cipling ourrent	RTN	Internally limited		
Sinking current	T2P	20	mA	
Sourcing current	V_{B}	Internally limited		
Average Sourcing or sinking current	GATE, GAT2	25	mA _{RMS}	
	Human body model (HBM)	2	kV	
ESD rating	Charged device model (CDM)	500	V	
	Machine model (MM)	50	V	
ESD – system level (con	tact/air) at RJ-45 ⁽⁵⁾	8 / 15	kV	
Operating junction temperature	erature range, T _J	-40 to Internally limited	°C	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ ARTN and COM tied to RTN.

³⁾ $I_{RTN} = 0 \text{ for } V_{RTN} > 80V.$

⁽⁴⁾ Do not apply voltage to these pins

⁵⁾ ESD per EN61000-4-2. A power supply containing the TPS23785B was subjected to the highest test levels in the standard.



RECOMMENDED OPERATING CONDITIONS(1)

Voltage with respect to V_{SS} (unless otherwise noted)

	MIN	NOM	MAX	UNIT
ARTN, COM, RTN, V _{DD} , V _{DD1}	0		57	
T2P ⁽²⁾ , V _C to [ARTN, COM]	0		18	.,
[APD, CTL, DT, FRS ⁽³⁾ , P1, P2] to [ARTN, COM]	0		V _B	V
CS to [ARTN, COM]	0		2	
T2P		2		
t (T _J ≤ 125°C) ⁽⁴⁾			825	mA
V _B	0	2.5	5	
V _B	0.08			μF
	0		350	kΩ
vidth input (when used)	25			ns
erature range, T _{.I}	-40		125	°C
	T2P ⁽²⁾ , V _C to [ARTN, COM] [APD, CTL, DT, FRS ⁽³⁾ , P1, P2] to [ARTN, COM] CS to [ARTN, COM] T2P t $(T_J \le 125^{\circ}C)^{(4)}$ V _B V _B vidth input (when used)	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

- (1) ARTN and COM tied to RTN.
- (2) T2P current is limited.
- (3) Pulse voltage applied for synchronization.
- (4) This is the minimum current-limit value. Viable systems will be designed for maximum currents below this value with reasonable margin. IEEE 802.3at permits 600mA continuous loading.

THERMAL INFORMATION

		TPS23785B	
	THERMAL METRIC ⁽¹⁾	TSSOP	UNITS
		24 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	32.6	
9 _{JCtop}	Junction-to-case (top) thermal resistance (3)	16.9	
θ _{JB}	Junction-to-board thermal resistance (4)	17.9	00/14/
₽ лт	Junction-to-top characterization parameter ⁽⁵⁾	0.2	°C/W
₽ _{ЈВ}	Junction-to-board characterization parameter (6)	7.4	
JCbot	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	1.8	

- (1) 有关传统和新的热 度量的更多信息,请参阅*IC 封装热度量*应用报告, SPRA953。
- (2) 在 JESD51-2a 描述的环境中,按照 JESD51-7 的指定,在一个 JEDEC 标准高 K 电路板上进行仿真,从而获得自然 对流条件下的结至环 境热阻。
- (3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳(顶部)的热阻。 不存在特定的 JEDEC 标准测试,但 可在 ANSI SEMI 标准 G30-88 中能找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明,通过 在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真,以获得结板热阻。
- (5) 结至顶部特征参数, ψ_{JT} ,估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中 描述的程序从仿真数据中 提取出该参数以便获得 θ_{IA} 。
- (6) 结至电路板特征参数, ψ_{JB},估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中 描述的程序从仿真数据中 提取出该 参数以便获得 β ...
- 参数以便获得 θ_{JA}。 (7) 通过在外露(电源)焊盘上进行冷板测试仿真来获得 结至芯片外壳(底部)热阻。 不存在特定的 JEDEC 标准 测试,但可在 ANSI SEMI标准 G30-88 中能找到内容接近的说明。



ELECTRICAL CHARACTERISTICS

Unless otherwise noted: CS=COM=APD=CTL=RTN=ARTN, GATE and GAT2 float, R_{FRS}= 68.1 k Ω , R_{BLNK}= 249 k Ω , DT = V_B, T2P open, C_{VB}= C_{VC}= 0.1 μ F, R_{DEN}= 24.9 k Ω , R_{CLS} open, 0 V ≤ (V_{DD}, V_{DD1}) ≤ 57 V, 0 V ≤ V_C ≤ 18 V, -40°C ≤ T_J ≤ 125°C. P1 = P2 = V_B. Typical specifications are at 25°C.

CONTROLLER SECTION ONLY

 $[V_{SS} = RTN \text{ and } V_{DD} = V_{DD1}] \text{ or } [V_{SS} = RTN = V_{DD}], \text{ all voltages referred to [ARTN, COM]}.$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _C			1				
V _{CUV}	UVLO	V _C rising		15	15.7	V	
V _{CUVH}	UVLO	Hysteresis ⁽¹⁾	6.2	6.5	6.8	V	
	Operating current	$V_C = 12 \text{ V}, \text{ CTL} = V_B, R_{DT} = 75 \text{ k}\Omega$	0.74	0.96	1.24	mA	
	Bootstrap startup time,	V _{DD1} = 19.2 V, V _C (0) = 0 V	49	81	166		
t _{ST}	C _{VC} = 22 μF	$V_{DD1} = 35 \text{ V}, V_{C}(0) = 0 \text{ V}$	44	75	158	ms	
	Ctantum aumant acuma	V _{DD1} = 19.2 V, V _C = 13.9 V	1.7	3.4	5.5	A	
	Startup current source - I _{VC}	V _{DD1} = 48 V, V _C = 0 V	2.7	4.8	6.8	mA	
V _B		•	•				
	Voltage	$6.5 \text{ V} \le \text{V}_{\text{C}} \le 18 \text{ V}, \ 0 \le \text{I}_{\text{VB}} \le 5 \text{ mA}$	4.8	5.10	5.25	V	
FRS			1				
	Out the big of the same and	CTL = V _B , measure GATE					
	Switching frequency	$R_{FRS} = 68.1 \text{ k}\Omega$	227	253	278	kHz	
D _{MAX}	Duty cycle	CTL= V _B , measure GATE	76%	78%	80%		
V _{SYNC}	Synchronization	Input threshold	2	2.2	2.4	V	
CTL							
V_{ZDC}	0% duty cycle threshold	V _{CTL} ↓ until GATE stops	1.3	1.5	1.7	V	
	Softstart period	Interval from switching start to V _{CSMAX}	1.9	3.9	6.2	ms	
	Input resistance		70	100	145	kΩ	
BLNK							
	Blanking delay	BLNK = RTN	35	55	78		
	(In addition to t ₁)	$R_{BLNK} = 49.9 \text{ k}\Omega$	38	55	70	ns	
DT							
		$CTL = V_B$, $C_{GATE} = 1$ nF, $C_{GAT2} = 1$ nF, measure GATE, GAT2					
t _{DT1}	Dead time	R_{DT} = 24.9 k Ω , GAT2 \downarrow to GATE \uparrow	40	50	62.5		
t _{DT2}	See Figure 1 for t _{DTx} definition	R_{DT} = 24.9 k Ω , GATE \downarrow to GAT2 \uparrow	40	50	62.5	ns	
t _{DT1}		R_{DT} = 75 kΩ, GAT2 \downarrow to GATE \uparrow	120	150	188		
t _{DT2}		$R_{DT} = 75 \text{ k}\Omega, \text{ GATE } \downarrow \text{ to GAT2 } \uparrow$	120	150	188		

⁽¹⁾ The hysteresis tolerance tracks the rising threshold for a given device.



www.ti.com.cn

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
cs						
V _{CSMAX}	Maximum threshold voltage	V _{CTL} = V _B , V _{CS} rising until GATE duty cycle drops	0.5	0.55	0.6	V
t ₁	Turnoff delay	V _{CS} = 0.65 V	24	40	70	ns
V _{SLOPE}	Internal slope compensation voltage	Peak voltage at maximum duty cycle, referenced to CS	120	155	185	mV
I _{SL_EX}	Peak slope compensation current	V _{CTL} = V _B , I _{CS} at maximum duty cycle	30	42	54	
	Bias current (sourcing)	DC component of I _{CS}	1	2.5	4.3	μA
GATE					•	
	Source current	V _{CTL} = V _B , V _C = 12 V, GATE high, pulsed measurement	0.37	0.6	0.95	•
	Sink current	V _{CTL} = V _B , V _C = 12 V, GATE low, pulsed measurement	0.7	1	1.4	Α
GAT2						
	Source current	V_{CTL} = V_{B} , V_{C} = 12 V, GAT2 high, R_{DT} = 24.9 k Ω , pulsed measurement	0.37	0.6	0.95	٨
	Sink current	V_{CTL} = V_B , V_C = 12 V, GAT2 low, R_{DT} = 24.9 k Ω , pulsed measurement	0.7	1	1.4	- A
APD						
V _{APDEN}	455 /	V _{APD} rising	1.43	1.5	1.57	.,
V_{APDH}	APD threshold voltage	Hysteresis (2)	0.29	0.31	0.33	V
	APD leakage current (source or sink)	V _C = 12 V, V _{APD} = V _B			1	μΑ
P1, P2					•	
	Leakage current	Source or sink			1	μΑ

⁽²⁾ The hysteresis tolerance tracks the rising threshold for a given device.



ELECTRICAL CHARACTERISTICS - PoE AND CONTROL

IVpp = Vppql or IVppq = RTNI, Vc = RTN, COM = RTN = ARTN, all voltages referred to Vss unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DETECT	TION (DEN)	$(V_{DD} = V_{DD1} = RTN = V_{SUPPLY} positive)$					
		Measure I _{SUPPLY}					
	Detection current	V _{DD} = 1.6 V	62	64.3	66.5		
		V _{DD} = 10 V	399	406	414	μA	
	Detection bias current	V _{DD} = 10 V, float DEN, measure I _{SUPPLY} , Note: Not during Mark state		5.6	10	μΑ	
V _{PD_DIS}	Hotswap disable threshold		3	4	5	V	
	DEN leakage current	$V_{DEN} = V_{DD} = 57 \text{ V}$, float V_{DD1} and RTN, measure I_{DEN}		0.1	5	μΑ	
CLASSIF	FICATION (CLS)	$(V_{DD} = V_{DD1} = RTN = V_{SUPPLY} positive)$			•		
		13 V ≤ V _{DD} ≤ 21 V, Measure I _{SUPPLY}					
		$R_{CLS} = 1270 \Omega \text{ (Class 0)}$	1.8	2.1	2.4		
	Classification current,	$R_{CLS} = 243 \Omega \text{ (Class 1)}$	9.9	10.4	10.9		
I _{CLS}	applies to both cycles	$R_{CLS} = 137 \Omega \text{ (Class 2)}$	17.6	18.5	19.4	mA	
		$R_{CLS} = 90.9 \Omega \text{ (Class 3)}$	26.5	27.7	29.3		
		$R_{CLS} = 63.4 \Omega \text{ (Class 4)}$	38	39.7	42		
	Classification mark resistance	5.6 V ≤ V _{DD} ≤ 9.4 V	7.5	9.7	12	kΩ	
V _{CL ON}	Classification regulator lower	Regulator turns on, V _{DD} rising	11.2	11.9	12.6		
V _{CL_H}	threshold	Hysteresis ⁽¹⁾	1.55	1.65	1.75	V	
V _{CU OFF}	Classification regulator upper	Regulator turns off, V _{DD} rising	21	22	23		
V _{CU_H}	threshold	Hysteresis ⁽¹⁾	0.5	0.75	1	V	
V _{MSR}	Mark state reset	V _{DD} falling	3	4	5	V	
	Leakage current	$V_{DD} = 57 \text{ V}, V_{CLS} = 0 \text{ V}, DEN = V_{SS}, \text{measure } I_{CLS}$			1	μA	
PASS DI	EVICE (RTN)	(V _{DD1} = RTN)					
	On resistance	, , , , , , , , , , , , , , , , , , ,	0.25	0.43	0.75	Ω	
	Current limit	V _{RTN} = 1.5 V, V _{DD} = 48 V, pulsed measurement	850	970	1100	mA	
	Inrush limit	$V_{RTN} = 2 \text{ V}, V_{DD}: 0 \text{ V} \rightarrow 48 \text{ V}, \text{ pulsed measurement}$	100	140	180	mA	
	Foldback voltage threshold	V _{DD} rising	11	12.3	13.6	V	
UVLO	<u> </u>	+ == -					
V _{UVLO_R}		V _{DD} rising	33.9	35	36.1		
V _{UVLO_H}	UVLO threshold	Hysteresis ⁽¹⁾	4.4	4.55	4.76	V	
T2P		1 -					
	ON characteristic	Perform classification algorithm, V _{T2P-RTN} = 1 V, CTL = ARTN	2			mA	
	Leakage current	V _{T2P} = 18 V, CTL = V _B			10	μA	
t _{T2P}	Delay	From start of switching to T2P active	5	9	15	ms	
	AL SHUTDOWN	<u> </u>					
	Turnoff temperature	T ₁ rising	135	145	155	°C	
	Hysteresis (2)			20		°C	

The hysteresis tolerance tracks the rising threshold for a given device. These parameters are specified by design and are not production tested.








Figure 1. GATE and GAT2 Timing and Phasing Diagram

DEVICE INFORMATION





Functional Block Diagram





PIN FUNCTIONS

NAME	PIN	TYPE	DESCRIPTION
P1	1	I	Tie this pin to V _B .
P2	2	I	Tie this pin to V _B .
CTL	3	I	This is the control loop input to the PWM (pulse width modulator), typically driven by output regulation feedback (e.g. optocoupler). Use V_B as a pullup for CTL.
V_{B}	4	0	5.1 V bias rail for dc/dc control circuits and the feedback optocoupler. Typically bypass with a 0.1 μF to ARTN.
CS	5	I/O	DC/DC converter switching MOSFET current sense input. See R _{CS} in the 典型应用图.
COM	6	_	Gate driver return, connect to ARTN and RTN.
GATE	7	0	Gate drive output for the main dc/dc converter switching MOSFET.
V _C	8	I/O	DC/DC converter bias voltage. Connect a 0.47 μ F (minimum) ceramic capacitor to ARTN at the pin, and a larger capacitor to power startup.
GAT2	9	0	Gate drive output for a second dc/dc converter switching MOSFET.
ARTN	10	_	ARTN is the dc/dc converter analog return. Tie to RTN and COM on the circuit board.
RTN	11	_	RTN is the output of the PoE hotswap MOSFET.
V _{SS}	12	_	Connect to the negative power rail derived from the PoE source.
V_{DD1}	13	I	Source of dc/dc converter startup current. Connect to V _{DD} for many applications.
V_{DD}	14	I	Connect to the positive PoE input power rail. V_{DD} powers the PoE interface circuits. Bypass with a 0.1 μ F capacitor and protect with a TVS.
DEN	15	I/O	Connect a 24.9 k Ω resistor from DEN to V _{DD} to provide the PoE detection signature. Pulling this pin to V _{SS} during powered operation causes the internal hotswap MOSFET to turn off.
N/C	16	_	Do not connect this pin.
CLS	17	I	Connect a resistor from CLS to V_{SS} to program classification current. 2.5 V is applied to the program resistor during classification to set class current.
DT	18	I	Connect a resistor from DT to ARTN to set the GATE to GAT2 dead time. Tie DT to $V_{\rm B}$ to disable GAT2 operation.
APD	19	I	Raising V_{APD} - V_{ARTN} above 1.5 V disables the internal hotswap switch, turns class off, and forces T2P active. This forces power to come from a external $V_{DD1-RTN}$ adapter. Tie APD to ARTN when not used.
BLNK	20	I	Connect to ARTN to utilize the internally set current-sense blanking period, or connect a resistor from BLNK to ARTN to program a more accurate period.
FRS	21	I	Connect a resistor from FRS to ARTN to program the converter switching frequency. FRS may be used to synchronize the converter to an external timing source.
T2P	22	0	Active low output that indicates a PSE has performed the IEEE 802.3at type 2 hardware classification, or APD is active. T2P pulls current to ARTN
N/C	23	_	Do not connect this pin.
N/C	24	_	Do not connect this pin.
Pad	_		Connect to V _{SS} .



Detailed Pin Description

See the μ for component reference designators (R_{CS} for example), and the Electrical Characteristics table for values denoted by reference (V_{CSMAX} for example). Electrical Characteristic values take precedence over any numerical values used in the following sections.

APD

APD forces power to come from an external adapter connected from V_{DD1} to RTN by opening the hotswap switch, disabling the CLS output, and enabling the T2P output. A resistor divider is recommended on APD when it is connected to an external adapter. The divider provides ESD protection, leakage discharge for the adapter ORing diode, and input voltage qualification. Voltage qualification assures the adapter output voltage is high enough that it can support the PD before the PoE current is cut off.

Select the APD divider resistors per Equation 1 where V_{ADPTR-ON} is the desired adapter voltage that enables the APD function as adapter voltage rises.

$$R_{APD1} = R_{APD2} \times (V_{ADPTR_ON} - V_{APDEN})/V_{APDEN}$$

$$V_{ADPTR_OFF} = \frac{R_{APD1} + R_{APD2}}{R_{APD2}} \times (V_{APDEN} - V_{APDH})$$
(1)

SLVA306A (or most recent) provides a sample calculation.

Place the APD pull-down resistor adjacent to the APD pin.

APD should be tied to ARTN when not used.

BLNK

Blanking provides an interval between GATE going high and the current-control comparators on CS actively monitoring the input. This delay allows the normal turn-on current transient (spike) to subside before the comparators are active, preventing undesired short duty cycles and premature current limiting.

Connect BLNK to ARTN to obtain the internally set blanking period. Connect a resistor from BLNK to ARTN for a more accurate, programmable blanking period. The relationship between the desired blanking period and the programming resistor is defined by Equation 2.

$$R_{BLNK}(k\Omega) = t_{BLNK}(ns)$$
(2)

Place the resistor adjacent to the BLNK pin when it is used.



CLS

A resistor from CLS to V_{SS} programs the classification current per the IEEE standard. The PD power ranges and corresponding resistor values are listed in Table 1. The power assigned should correspond to the maximum average power drawn by the PD during operation.

High-power PSEs may perform two-event classification if Class 4 is advertised by the PD. The TPS23785B presents the same (resistor-programmed) class each cycle per the standard.

PD INPUT POWER **RESISTOR CLASS NOTES** MINIMUM **MAXIMUM** (Ω) (W) (W) 0.44 12.95 1270 Minimum may be reduced by pulsed loading. Serves as a catch-all default class. 0 0.44 3.84 243 1 2 3.84 6.49 137 6.49 12.95 90.9 3 4 25.5 Not allowed for IEEE 802.3-2008. Use to indicate a Type 2 PD (high power) per 12.95 63.4 IEEE 802.3at.

Table 1. Class Resistor Selection

CS

The CS (current-sense) input for the dc/dc converter should be connected to the high side of the switching MOSFET's current sense resistor (R_{CS}). The current-limit threshold, V_{CSMAX} , defines the voltage on CS above which the GATE ON time will be terminated regardless of the voltage on CTL.

The TPS23785B provides internal slope compensation (150 mV, V_{SLOPE}), an output current for additional slope compensation, a peak current limiter, and an off-time pull-down to this pin.

Routing between the current-sense resistor and the CS pin should be short to minimize cross-talk from noisy traces such as the gate drive signal.

CTL

CTL (control) is the voltage-control loop input to the PWM (pulse width modulator). Pulling V_{CTL} below V_{ZDC} (zero duty cycle voltage) causes GATE to stop switching. Increasing V_{CTL} above V_{ZDC} raises the switching MOSFET programmed peak current. The maximum (peak) current is requested at approximately $V_{ZDC} + (2 \times V_{CSMAX})$. The ac gain from CTL to the PWM comparator is 0.5 V/V. The total internal divider resistance from CTL to ARTN is approximately 100 k Ω .

Use V_B as a pull up source for CTL.



DEN

DEN (detection and enable) is a multifunction pin for PoE detection and inhibiting operation from PoE power. Connect a 24.9 k Ω resistor from DEN to V_{DD} to provide the PoE detection signature. DEN is pulled to V_{SS} for $V_{VDD-VSS}$ below the classification voltage range, and goes to a high-impedance state when $V_{VDD-VSS}$ is outside of the detection range. Pulling DEN to V_{SS} during powered operation causes the internal hotswap MOSFET and class regulator to turn off, while the reduced detection resistance prevents the PD from properly re-detecting.

DT

Dead-time programming sets the delay between GATE and GAT2 to synchronize MOSFET ON times as shown in Figure 1. GAT2 should turn the second MOSFET on when it transitions high. GAT2 should transition low before GATE goes high and transition high after GATE goes low. The maximum GATE ON time is reduced by the programmed dead-time period. The dead time period is specified with 1 nF of capacitance on GATE and GAT2. Different loading on these pins will change the effective dead time.

A resistor connected from DT to ARTN sets the delay between GATE and GAT2 per Equation 3.

$$R_{DT}(k\Omega) = \frac{t_{DT}(ns)}{2}$$
(3)

Connect DT to V_B to set the dead time to 0 and turn GAT2 off.

FRS

Connect a resistor from FRS (frequency and synchronization) to ARTN to program the converter switching frequency. Select the resistor per the following relationship.

$$R_{FRS}(k\Omega) = \frac{17250}{f_{SW}(kHz)}$$
(4)

The converter may be synchronized to a frequency above its maximum free-running frequency by applying short ac-coupled pulses into the FRS pin.

The FRS pin is high impedance. Keep the connections short and apart from potential noise sources. Special care should be taken to avoid crosstalk when synchronizing circuits are used.

GATE

Gate drive output for the dc/dc converter's main switching MOSFET. GATE's phase turns the main switch on when it transitions high, and off when it transitions low. GATE is held low when the converter is disabled.



GAT2

GAT2 is the second gate drive output for the dc/dc converter. GAT2 turns the second switch on when it transitions high. GAT2 drives a secondary FET used as a synchronous rectifier in a flyback converter. See the DT Pin Description for GATE to GAT2 timing. Connecting DT to V_B disables GAT2 in a high-impedance condition. GAT2 is low when the converter is disabled.

RTN, ARTN, COM

RTN is internally connected to the drain of the PoE hotswap MOSFET, while ARTN is the quiet analog reference for the dc/dc controller return. COM serves as the return path for the gate drivers and should be tied to ARTN on the circuit board. The ARTN / COM / RTN net should be treated as a local reference plane (ground plane) for the dc/dc control and converter primary. RTN and (ARTN/COM) may be separated by several volts for special applications.

T₂P

T2P (Type 2 PSE) is an active low output that indicates [$(V_{APD} > 1.5 \text{ V})$ OR (type 2 hardware classification observed)]. T2P is valid after both a delay of t_{T2P} from the start of converter switching, and [$V_{CTL} \le (V_B - 1 \text{ V})$]. Once T2P is valid, V_{CTL} will not affect it. T2P will become invalid if the converter goes back into softstart, overtemperature, or is held off by the PD during C_{IN} recharge (inrush). T2P is referenced to ARTN and drives the diode side of an optocoupler. T2P should be left open or tied to ARTN if not used.

V_B

 V_B is an internal 5.1V regulated dc/dc controller supply rail that is typically bypassed by a 0.1 μF capacitor to ARTN. V_B should be used to bias the feedback optocoupler.

V_{C}

 V_C is the bias supply for the dc/dc controller. The MOSFET gate drivers run directly from V_C . V_B is regulated down from V_C , and is the bias voltage for the rest of the converter control. A startup current source from V_{DD1} to V_C is controlled by a comparator with hysteresis to implement the converter bootstrap startup. V_C must be connected to a bias source, such as a converter auxiliary output, during normal operation.

A minimum 0.47 μ F capacitor, located adjacent to the V_C pin, should be connected from V_C to COM to bypass the gate driver. A larger total capacitance is required for startup to provide control power between the time the converter starts switching and the availability of the converter auxiliary output voltage.



V_{DD}

 V_{DD} is the positive input power rail that is derived from the PoE source (PSE). V_{DD} should be bypassed to V_{SS} with a 0.1 μ F capacitor as required by the IEEE standard. A transient suppressor diode (TVS), a special type of Zener diode, such as SMAJ58A should be connected from V_{DD} to V_{SS} to protect against over-voltage transients.

V_{DD1}

 V_{DD1} is the dc/dc converter startup supply. Connect to V_{DD} for many applications. V_{DD1} may be isolated by a diode from V_{DD} to support PoE priority operation.

Vss

 V_{SS} is the PoE input-power return side. It is the reference for the PoE interface circuits, and has a current-limited hotswap switch that connects it to RTN. V_{SS} is clamped to a diode drop above RTN by the hotswap switch.

A local V_{SS} reference plane should be used to connect the input bypass capacitor, TVS, R_{CLS} , and the PowerPad. This plane becomes the main heatsink for the TPS23785B.


V_{SS} is internally connected to the PowerPAD.


PowerPAD™


The PowerPAD must be connected to V_{SS} on the circuit board. It should be tied to a large V_{SS} copper area on the PCB to provide a low resistance thermal path to the circuit board. It is recommended that a clearance of 0.025" be maintained between V_{SS} , RTN, and various control signals to high-voltage signals such as V_{DD} and V_{DD1} .



TYPICAL CHARACTERISTICS











Figure 8.






G008

Programmed Resistance ($10^6 / R_{FRS}$) – Ω^{-1}

Figure 9.





Copyright © 2012, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS (continued)





Figure 14.





DETAILED DESCRIPTION

Introduction

The TPS23785B is based on the TPS23754 platform with a secondary gate drive output that is out-of-phase with the primary gate drive. The secondary gate drive output can be used directly or through an isolating transformer to drive a synchronous rectifier. See the 典型应用图 for a schematic.

PoE OVERVIEW

The following text is intended as an aid in understanding the operation of the TPS23785B but not as a substitute for the IEEE 802.3at standard. The IEEE 802.3at standard is an update to IEEE 802.3-2008 clause 33 (PoE), adding high-power options and enhanced classification. Generally speaking, a device compliant to IEEE 802.3-2008 is referred to as a type 1 device, and devices with high power and enhanced classification will be referred to as type 2 devices. Standards change and should always be referenced when making design decisions.

The IEEE 802.3at standard defines a method of safely powering a PD (powered device) over a cable by power sourcing equipment (PSE), and then removing power if a PD is disconnected. The process proceeds through an idle state and three operational states of detection, classification, and operation. The PSE leaves the cable unpowered (idle state) while it periodically looks to see if something has been plugged in; this is referred to as detection. The low power levels used during detection are unlikely to damage devices not designed for PoE. If a valid PD signature is present, the PSE may inquire how much power the PD requires; this is referred to as classification. The PSE may then power the PD if it has adequate capacity.

Type 2 PSEs are required to do type 1 hardware classification plus a (new) data-layer classification, or an enhanced type 2 hardware classification. Type 1 PSEs are not required to do hardware or data link layer (DLL) classification. A type 2 PD must do type 2 hardware classification as well as DLL classification. The PD may return the default, 13W current-encoded class, or one of four other choices. DLL classification occurs after power-on and the ethernet data link has been established.

Once started, the PD must present the maintain power signature (MPS) to assure the PSE that it is still present. The PSE monitors its output for a valid MPS, and turns the port off if it loses the MPS. Loss of the MPS returns the PSE to the idle state. Figure 17 shows the operational states as a function of PD input voltage. The upper half is for IEEE 802.3-2008, and the lower half shows specific differences for IEEE 802.3at. The dashed lines in the lower half indicate these are the same (e.g., Detect and Class) for both.




Figure 17. Operational States for PD



The PD input, typically an RJ-45 eight-lead connector, is referred to as the power interface (PI). PD input requirements differ from PSE output requirements to account for voltage drops and operating margin. The standard allots the maximum loss to the cable regardless of the actual installation to simplify implementation. IEEE 802.3-2008 was designed to run over infrastructure including ISO/IEC 11801 class C (CAT3 per TIA/EIA-568) that may have had AWG 26 conductors. IEEE 802.3at type 2 cabling power loss allotments and voltage drops have been adjusted for 12.5 Ω power loops per ISO/IEC11801 class D (CAT5 or higher per TIA/EIA-568, typically AWG #24 conductors). Table 2 shows key operational limits broken out for the two revisions of the standard.

Table 2. Comparison of Operational Limits

	POWER LOOP PSE		PSE STATIC	PD INPUT	STATIC PD INPUT VOLTAGE		
STANDARD	RESISTANCE (max)	OUTPUT POWER (min)	OUTPUT VOLTAGE (min)	POWER (max)	POWER ≤ 12.95 W	POWER > 12.95 W	
IEEE 802.3-2008 802.3at (Type 1)	20 Ω	15.4 W	44 V	12.95 W	37 V–57 V	N/A	
802.3at (Type 2)	12.5 Ω	30 W	50 V	25.5 W	37 V–57 V	42.5 V–57 V	

The PSE can apply voltage either between the RX and TX pairs (pins 1 - 2 and 3 - 6 for 10baseT or 100baseT), or between the two spare pairs (4 - 5 and 7 - 8). Power application to the same pin combinations in 1000baseT systems is recognized in IEEE 802.3at. 1000baseT systems can handle data on all pairs, eliminating the spare pair terminology. The PSE may only apply voltage to one set of pairs at a time. The PD uses input diode bridges to accept power from any of the possible PSE configurations. The voltage drops associated with the input bridges create a difference between the standard limits at the PI and the TPS23785B specifications.

A compliant type 2 PD has power management requirements not present with a type 1 PD. These requirements include the following:


- 1. Must interpret type 2 hardware classification
- 2. Must present hardware class 4
- 3. Must implement DLL negotiation
- 4. Must behave like a type 1 PD during inrush and startup
- 5. Must not draw more than 13 W for 80 ms after PSE applies operating voltage (power-up)
- 6. Must not draw more than 13 W if it has not received a type 2 hardware classification or received permission through DLL
- 7. Must meet various operating and transient templates
- 8. Optionally monitor for the presence or absence of an adapter (assume high power).

As a result of these requirements, the PD must be able to dynamically control its loading, and monitor T2P for changes. In cases where the design needs to know specifically if an adapter is plugged in and operational, the adapter should be individually monitored, typically with an optocoupler.



Threshold Voltages

The TPS23785B has a number of internal comparators with hysteresis for stable switching between the various states. Figure 18 relates the parameters in the Electrical Characteristics section to the PoE states. The mode labeled idle between classification and operation implies that the DEN, CLS, and RTN pins are all high impedance. The state labeled Mark, which is drawn in dashed lines, is part of the new type 2 hardware class state machine.



Note: Variable names refer to Electrical Characteristic Table parameters

Figure 18. Threshold Voltages

PoE Startup Sequence

The waveforms of Figure 19 demonstrate detection, classification, and startup from a PSE with type 2 hardware classification. The key waveforms shown are V_{VDD} - V_{VSS} , V_{RTN} - V_{VSS} , and I_{Pl} . IEEE 802.3at requires a minimum of two detection levels, two class and mark cycles, and startup from the second mark event. V_{RTN} to V_{SS} falls as the TPS23785B charges C_{IN} following application of full voltage. Subsequently, the converter starts up, drawing current as seen in the I_{Pl} waveform.




Figure 19. Startup

Detection

The TPS23785B drives DEN to V_{SS} whenever V_{VDD} - V_{VSS} is below the lower classification threshold. When the input voltage rises above V_{CL-ON} , the DEN pin goes to an open-drain condition to conserve power. While in detection, RTN is high impedance, and almost all the internal circuits are disabled. An R_{DEN} of 24.9 k Ω (1%), presents the correct signature. It may be a small, low-power resistor since it only sees a stress of about 5 mW. A valid PD detection signature is an incremental resistance ($\Delta V / \Delta I$) between 23.75 k Ω and 26.25 k Ω at the PI.

The detection resistance seen by the PSE at the PI is the result of the input bridge resistance in series with the parallel combination of R_{DEN} and internal V_{DD} loading. The input diode bridge's incremental resistance may be hundreds of ohms at the very low currents drawn when 2.7 V is applied to the PI. The input bridge resistance is partially cancelled by the TPS23785B's effective resistance during detection.

The type 2 hardware classification protocol of IEEE 802.3at specifies that a type 2 PSE drops its output voltage into the detection range during the classification sequence. The PD is required to have an incorrect detection signature in this condition, which is referred to as the mark event (see Figure 19). After the first mark event, the TPS23785B will present a signature less than 12 k Ω until it has experienced a V_{VDD} - V_{VSS} voltage below the mark reset (V_{MSR}). This is explained more fully under Hardware Classification.



Hardware Classification

Hardware classification allows a PSE to determine a PD's power requirements before powering, and helps with power management once power is applied. Type 2 hardware classification permits high power PSEs and PDs to determine whether the connected device can support high-power operation. A type 2 PD presents class 4 in hardware to indicate it is a high-power device. A type 1 PSE will treat a class 4 device like a class 0 device, allotting 13 W if it chooses to power the PD. A PD that receives a 2 event class understands that it is powered from a high-power PSE and it may draw up to 25.5 W immediately after the 80 ms startup period completes. A type 2 PD that does not receive a 2-event hardware classification may choose to not start, or must start in a 13 W condition and request more power through the DLL after startup. The standard requires a type 2 PD to indicate that it is underpowered if this occurs. Startup of a high-power PD under 13 W implicitly requires some form of powering down sections of the application circuits.

The maximum power entries in Table 1 determine the class the PD must advertise. The PSE may disconnect a PD if it draws more than its stated Class power, which may be the hardware class or a lower DLL-derived power level. The standard permits the PD to draw limited current peaks that increase the instantaneous power above the Table 1 limit, however the average power requirement always applies.

The TPS23785B implements two-event classification. Selecting an R_{CLS} of 63.4 Ω provides a valid type 2 signature. TPS23785B may be used as a compatible type 1 device simply by programming class 0–3 per Table 1. DLL communication is implemented by the ethernet communication system in the PD and is not implemented by the TPS23785B.

The TPS23785B disables classification above $V_{\text{CU_OFF}}$ to avoid excessive power dissipation. CLS voltage is turned off during PD thermal limit or when APD or DEN are active. The CLS output is inherently current limited, but should not be shorted to V_{SS} for long periods of time.

Figure 20 shows how classification works for the TPS23785B. Transition from state-to-state occurs when comparator thresholds are crossed (see Figure 17 and Figure 18). These comparators have hysteresis, which adds inherent memory to the machine. Operation begins at idle (unpowered by PSE) and proceeds with increasing voltage from left to right. A 2-event classification follows the (heavy lined) path towards the bottom, ending up with a latched type 2 decode along the lower branch that is highlighted. This state results in a low T2P during normal operation. Once the valid path to type 2 PSE detection is broken, the input voltage must transition below the mark reset threshold to start anew.




Figure 20. Two-Event Class Internal States



Inrush and Startup

802.3at has a startup current and time limitation, providing type 2 PSE compatibility for type 1 PDs. A type 2 PSE limits output current to between 400 mA and 450 mA for up to 75 ms after power-up (applying "48 V" to the PI) in order to mirror type 1 PSE functionality. The type 2 PSE will support higher output current after 75 ms. The TPS23785B implements a 140 mA inrush current, which is compatible with all PSE types. A high-power PD must control its converter startup peak and operational currents drawn to below 400 mA for 80 ms. The TPS23785B's internal softstart permits control of the converter startup, however the application circuits must assure that their power draw does not cause the PD to exceed the current/time limitation. This requirement implicitly requires some form of powering down sections of the application circuits. T2P becomes valid within t_{T2P} after switching starts, or if an adapter is plugged in while the PD is operating from a PSE.

Maintain Power Signature

The MPS is an electrical signature presented by the PD to assure the PSE that it is still present after operating voltage is applied. A valid MPS consists of a minimum dc current of 10 mA (or a 10 mA pulsed current for at least 75 ms every 225 ms) and an ac impedance lower than 26.25 k Ω in parallel with 0.05 μ F. The ac impedance is usually accomplished by the minimum operating C_{IN} requirement of 5 μ F. When either APD or DEN is used to force the hotswap switch off, the dc MPS will not be met. A PSE that monitors the dc MPS will remove power from the PD when this occurs. A PSE that monitors only the ac MPS may remove power from the PD.



Startup and Converter Operation

The internal PoE UVLO (Under Voltage Lock Out) circuit holds the hotswap switch off before the PSE provides full voltage to the PD. This prevents the converter circuits from loading the PoE input during detection and classification. The converter circuits will discharge C_{IN}, C_{VC}, and C_{VB} while the PD is unpowered. Thus V_{VDD}-V_{RTN} will be a small voltage just after full voltage is applied to the PD, as seen in Figure 19. The PSE drives the PI voltage to the operating range once it has decided to power up the PD. When V_{VDD} rises above the UVLO turnon threshold (V_{UVLO-R}, ~35 V) with RTN high, the TPS23785B enables the hotswap MOSFET with a ~140 mA (inrush) current limit as seen in Figure 21. Converter switching is disabled while C_{IN} charges and V_{RTN} falls from \dot{V}_{VDD} to nearly V_{VSS} , however the converter startup circuit is allowed to charge C_{VC} (the bootstrap startup capacitor). Converter switching is allowed if the PD is not in inrush, OTSD is not active, and the V_C UVLO permits it. Once the inrush current falls about 10% below the inrush current limit, the PD current limit switches to the operational level (~970 mA). Continuing the startup sequence shown in Figure 21, V_{VC} continues to rise until the startup threshold (V_{CUV} , ~15 V or ~9 V) is exceeded, turning the startup source off and enabling switching. The V_B regulator is always active, powering the internal converter circuits as V_{VC} rises. There is a slight delay between the removal of charge current and the start of switching as the softstart ramp sweeps above the V_{ZDC} threshold. V_{VC} falls as it powers both the internal circuits and the switching MOSFET gates. If the converter control bias output rises to support V_{VC} before it falls to $V_{CUV} - V_{CUVH}$ (~8.5 V or ~5.5 V), a successful startup occurs. T2P in Figure 19 becomes active within t_{T2P} from the start of switching, indicating that a type 2 PSE or an adapter is plugged in.




Figure 21. Power Up and Start

If V_{VDD} - V_{VSS} drops below the lower PoE UVLO (V_{UVLO-R} - V_{UVLO-H} , ~30.5 V), the hotswap MOSFET is turned off, but the converter will still run. The converter will stop if V_{VC} falls below the converter UVLO (V_{CUV} - V_{CUVH} , ~8.5 V or ~5.5 V), the hotswap is in inrush current limit, 0% duty cycle is demanded by V_{CTL} (V_{CTL} < V_{ZDC} , ~1.5 V), or the converter is in thermal shutdown.



PD Hotswap Operation

IEEE 802.3at has taken a new approach to PSE output limiting. A type 2 PSE must meet an output current vs. time template with specified minimum and maximum sourcing boundaries. The peak output current may be as high as 50 A for 10 µs or 1.75 A for 75 ms. This makes robust protection of the PD device even more important than it was in IEEE 802.3-2008.

The internal hotswap MOSFET is protected against output faults and input voltage steps with a current limit and deglitched (time-delay filtered) foldback. An overload on the pass MOSFET engages the current limit, with $V_{RTN}-V_{VSS}$ rising as a result. If V_{RTN} rises above ~12 V for longer than ~400 μ s, the current limit reverts to the inrush value, and turns the converter off. The 400 μ s deglitch feature prevents momentary transients from causing a PD reset, provided that recovery lies within the bounds of the hotswap and PSE protection. Figure 22 shows an example of recovery from a 16 V PSE rising voltage step. The hotswap MOSFET goes into current limit, overshooting to a relatively low current, recovers to ~950 mA full current limit, and charges the input capacitor while the converter continues to run. The MOSFET did not go into foldback because $V_{RTN}-V_{VSS}$ was below 12 V after the 400 μ s deglitch.




Figure 22. Response to PSE Step Voltage

The PD control has a thermal sensor that protects the internal hotswap MOSFET. Conditions like startup or operation into a V_{DD} to RTN short cause high power dissipation in the MOSFET. An over-temperature shutdown (OTSD) turns off the hotswap MOSFET and class regulator, which are restarted after the device cools. The hotswap MOSFET will be re-enabled with the inrush current limit when exiting from an over-temperature event.

Pulling DEN to V_{SS} during powered operation causes the internal hotswap MOSFET to turn off. This feature allows a PD with Option three ORing per Figure 23 to achieve adapter priority. Care must be taken with synchronous converter topologies that can deliver power in both directions.

The hotswap switch will be forced off under the following conditions:

- 1. V_{APD} above V_{APDEN} (~1.5 V)
- 2. $V_{DEN} < V_{PD-DIS}$ when $V_{VDD} V_{VSS}$ is in the operational range
- 3. PD over-temperature
- 4. $(V_{VDD} V_{VSS}) < PoE UVLO (~30.5 V)$.



Converter Controller Features

The TPS23785B dc/dc controller implements a typical current-mode control as shown in the Functional Block Diagram. Features include oscillator, over-current and PWM comparators, current-sense blanker, dead-time control, softstart, and gate driver. In addition, an internal slope-compensation ramp generator, frequency synchronization logic, thermal shutdown, and startup current source with control are provided.

There is an offset of V_{ZDC} (~1.5 V) and 2:1 resistor divider between the CTL pin and the PWM. A V_{CTL} below V_{ZDC} will stop converter switching, while voltages above (V_{ZDC} + (2 × V_{CSMAX})) will not increase the requested peak current in the switching MOSFET.

Bootstrap Topology

The internal startup current source and control logic implement a bootstrap-type startup as discussed in *Startup and Converter Operation*. The startup current source charges C_{VC} from V_{DD1} when the converter is disabled (either by the PD control or the V_C control) to store enough energy to start the converter. Steady-state operating power must come from a converter (bias winding) output or other source. Loading on V_C and V_B must be minimal while C_{VC} charges, otherwise the converter may never start. The optocoupler will not load V_B when the converter is off for most situations, however care should be taken in ORing topologies where the output is powered when PoE is off.

The converter will shut off when V_C falls below its lower UVLO. This can happen when power is removed from the PD, or during a fault on a converter output rail. When one output is shorted, all the output voltages fall including the one that powers V_C . The control circuit discharges V_C until it hits the lower UVLO and turns off. A restart will initiate as described in *Startup and Converter Operation* if the converter turns off and there is sufficient V_{DD1} voltage. This type of operation is sometimes referred to as *hiccup mode* which provides robust output short protection by providing time-average heating reduction of the output rectifier.

The bootstrap control logic disables most of the converter controller circuits except the V_B regulator and internal reference. Both GATE and GAT2 (assuming GAT2 is enabled) will be low when the converter is disabled. FRS, BLNK, and DT will be at ARTN while the V_C UVLO disables the converter. While the converter runs, FRS, BLNK, and DT will be about 1.25 V.

The startup current source transitions to a resistance as $(V_{VDD1} - V_{VC})$ falls below 7 V, but will start the converter from adapters within t_{ST} . The lower test voltage for t_{ST} was chosen based on an assumed adapter tolerance, but is not meant to imply a hard cutoff exists. Startup takes longer and eventually will not occur as V_{DD1} decreases below the test voltage. The bootstrap source provides reliable startup from widely varying input voltages, and eliminates the continual power loss of external resistors. The startup current source will not charge above the maximum recommended V_{VC} if the converter is disabled and there is sufficient V_{DD1} to charge higher.

Current Slope Compensation and Current Limit

Current-mode control requires addition of a compensation ramp to the sensed inductive (transformer or inductor) current for stability at duty cycles near and over 50%. The TPS23785B has a maximum duty cycle limit of 78%, permitting the design of wide input-range flyback converters with a lower voltage stress on the output rectifiers. While the maximum duty cycle is 78%, converters may be designed that run at duty cycles well below this for a narrower, 36 V to 57 V PI range. The TPS23785B provides a fixed internal compensation ramp that suffices for most applications.

The TPS23785B provides internal, frequency independent, slope compensation (150 mV, V_{SLOPE}) to the PWM comparator input for current-mode control-loop stability. This voltage is not applied to the current-limit comparator whose threshold is 0.55 V (V_{CSMAX}). If the provided slope is not sufficient, the effective slope may be increased by addition of R_S per Figure 27. The additional slope voltage is provided by ($I_{SL-EX} \times R_S$). There is also a small dc offset caused by the ~2.5 μ A pin current. The peak current limit does not have duty cycle dependency unless R_S is used. This makes it easier to design the current limit to a fixed value. See *Current Slope Compensation* for more information.

The internal comparators monitoring CS are isolated from the IC pin by the blanking circuits while GATE is low, and for a short time (blanking period) just after GATE switches high. A 440 Ω (max) equivalent pull down on CS is applied while GATE is low.



Blanking - R_{BLNK}

The TPS23785B provides a choice between internal fixed and programmable blanking periods. The blanking period is specified as an increase in the minimum GATE on time over the inherent gate driver and comparator delays. The default period (see the Electrical Characteristics table) is selected by connecting BLNK to RTN, and the programmable period is set with $R_{\rm BLNK}$.

The TPS23785B blanker timing is precise enough that the traditional R-C filters on CS can be eliminated. This avoids current-sense waveform distortion, which tends to get worse at light output loads. There may be some situations or designers that prefer an R-C approach. The TPS23785B provides a pull-down on CS during the GATE off time to improve sensing when an R-C filter must be used. The CS input signal should be protected from nearby noisy signals like GATE drive and the switching MOSFET drain.

Dead Time

The TPS23785B features two switching MOSFET gate drivers to ease implementation of high-efficiency topologies such as a flyback converter with synchronous driver that is hard-driven by the control circuit. In these cases, there is a need to assure that both driven MOSFETs are not on at the same time. The DT pin programs a fixed time period delay between the turn-off of one gate driver until the turn-on of the next. This feature is an improvement over the repeatability and accuracy of discrete solutions while eliminating a number of discrete parts on the board. Converter efficiency is easily tuned with this one repeatable adjustment. The programmed dead time is the same for both GATE-to-GAT2 and GAT2-to-GATE transitions. The dead time is triggered from internal signals that are several stages back in the driver to eliminate the effects of gate loading on the period, however the observed and actual dead-time will be somewhat dependent on the gate loading. The turnoff of GAT2 coincides with the start of the internal clock period.

DT may be used to disable GAT2, which goes to a high-impedance state.

GATE's phase turns the main switch on when it transitions high, and off when it transitions low. Likewise, GAT2's phase turns the second switch on when it transitions high, and off during the dead time. The signal phasing is shown in Figure 1. Use of the two gate drives is shown in Figure 24 and the 典型应用图.

FRS and Synchronization

The FRS pin programs the (free-running) oscillator frequency, and may also be used to synchronize the TPS23785B converter to a higher frequency. The internal oscillator sets the maximum duty cycle at 78% and controls the slope-compensation ramp circuit. Synchronization may be accomplished by applying a short pulse (T_{SYNC}) of magnitude V_{SYNC} to FRS as shown in Figure 26. The synchronization pulse terminates the potential on-time period, and the off-time period does not begin until the pulse terminates.

T2P, Startup and Power Management

T2P (type 2 PSE) is an active-low multifunction pin that indicates if:

$$[(PSE = Type_2) + (V_{APD} > 1.5 \text{ V}) + (V_{CTL} < 4 \text{ V}) \times (pd \text{ current limit } \neq \text{Inrush})]$$
(5)

The term with V_{CTL} prevents an optocoupler connected to the secondary-side from loading V_C before the converter is started. The APD terms allow the PD to operate from an adapter at high-power if a type 2 PSE is not present, assuming the adapter has sufficient capacity. Applications must monitor the state of T2P to detect power source transitions. Transitions could occur when a local power supply is added or dropped or when a PSE is enabled on the far end. The PD may be required to adjust the load appropriately. The usage of T2P is demonstrated in the #2 max max

In order for a type 2 PD to operate at less than 13 W the first 80 ms after power application, the various delays must be estimated and used by the application controller to meet the requirement. The bootup time of many applications processors may be long enough to eliminate the need to do any timing.



Thermal Shutdown

The dc/dc controller has an OTSD that can be triggered by heat sources including the V_B regulator, GATE driver, bootstrap current source, and bias currents. The controller OTSD turns off V_B , the GATE driver, and forces the V_C control into an under-voltage state.

Adapter ORing

Many PoE-capable devices are designed to operate from either a wall adapter or PoE power. A local power solution adds cost and complexity, but allows a product to be used if PoE is not available in a particular installation. While most applications only require that the PD operate when both sources are present, the TPS23785B supports forced operation from either of the power sources. Figure 23 illustrates three options for diode ORing external power into a PD. Only one option would be used in any particular design. Option 1 applies power to the TPS23785B PoE input, option 2 applies power between the TPS23785B PoE section and the power circuit, and option 3 applies power to the output side of the converter. Each of these options has advantages and disadvantages. Many of the basic ORing configurations and discussion contained in application note *Advanced Adapter ORing Solutions using the TPS23753* (literature number SLVA306), apply to the TPS23785B.

The IEEE standards require that the Ethernet cable be isolated from ground and all other system potentials. The adapter must meet a minimum 1500 Vac dielectric withstand test between the output and all other connections for ORing options 1 and 2. The adapter only needs this isolation for option 3 if it is not provided by the converter.

Adapter ORing diodes are shown for all the options to protect against a reverse voltage adapter, a short on the adapter input pins, and damage to a low-voltage adapter. ORing is sometimes accomplished with a MOSFET in option 3.




Figure 23. Adapter ORing Diodes



Using DEN to Disable PoE

The DEN pin may be used to turn the PoE hotswap switch OFF by pulling it to V_{SS} while in the operational state, or to prevent detection when in the idle state. A low on DEN forces the hotswap MOSFET OFF during normal operation. Additional information is available in the *Advanced Adapter ORing Solutions using the TPS23753* (literature number SLVA306) application report.

ORing Challenges

Preference of one power source presents a number of challenges. Combinations of adapter output voltage (nominal and tolerance), power insertion point, and which source is preferred determine solution complexity. Several factors adding to the complexity are the natural high-voltage selection of diode ORing (the simplest method of combining sources), the current limit implicit in the PSE, and PD inrush and protection circuits (necessary for operation and reliability). Creating simple and seamless solutions is difficult if not impossible for many of the combinations. However the TPS23785B offers several built-in features that simplify some combinations.

Several examples will demonstrate the limitations inherent in ORing solutions. Diode ORing a 48 V adapter with PoE (option 1) presents the problem that either source might be higher. A blocking switch would be required to ensure which source was active. A second example is combining a 12 V adapter with PoE using option 2. The converter will draw approximately four times the current at 12 V from the adapter than it does from PoE at 48 V. Transition from adapter power to PoE may demand more current than can be supplied by the PSE. The converter must be turned off while C_{IN} capacitance charges, with a subsequent converter restart at the higher voltage and lower input current. A third example is use of a 12 V adapter with ORing option 1. The PD hotswap would have to handle four times the current, and have 1/16 the resistance (be 16 times larger) to dissipate equal power. A fourth example is that MPS is lost when running from the adapter, causing the PSE to remove power from the PD. If ac power is then lost, the PD will stop operating until the PSE detects and powers the PD.



APPLICATION INFORMATION

The TPS23785B supports many power supply topologies that require a single PWM gate drive or two complementary gate drives and will operate with current-mode control. The 典型应用图 and Figure 24 provide an example of a synchronous-rectification flyback that uses the second gate driver to control M2, the active element in the clamp. The TPS23785B may be used in topologies that do not require GAT2, which may be disabled to reduce its idling loss.

Selecting a converter topology along with a design procedure is beyond the scope of this applications section. Examples to help in programming the TPS23785B are shown below. Additional special topics are included to explain the ORing capabilities, frequency dithering, and other design considerations.

For more specific converter design examples refer to the following application notes:

- Designing with the TPS23753 Powered Device and Power Supply Controller, SLVA305
- Advanced Adapter ORing Solutions using the TPS23753, SLVA306A




Figure 24. Example of Isolated Converter with TPS23785B

Input Bridges and Schottky Diodes

Using Schottky diodes instead of PN junction diodes for the PoE input bridges and D_{VDD} will reduce the loss of this function by about 30%. There are however some things to consider when using them.

The IEEE standard specifies a maximum backfeed voltage of 2.8 V. A 100 k Ω resistor is placed between the unpowered pairs and the voltage is measured across the resistor. Schottky diodes often have a higher reverse leakage current than PN diodes, making this a harder requirement to meet. Use conservative design for diode operating temperature, select lower-leakage devices where possible, and match leakage and temperatures by using packaged bridges to help with this.

Schottky diode leakage current and lower dynamic resistance can impact the detection signature. Setting reasonable expectations for the temperature range over which the detection signature is accurate is the simplest solution. Increasing R_{DEN} slightly may also help meet the requirement.

Schottky diodes have proven less robust to the stresses of ESD transients, failing as a short or becoming leaky. Care must be taken to provide adequate protection in line with the exposure levels. This protection may be as simple as ferrite beads and capacitors.

A general recommendation for the input rectifiers are 1 A or 2 A, 100 V rated discrete or bridge diodes.



Protection, D1

A TVS, D_1 , across the rectified PoE voltage per Figure 25 must be used. An SMAJ58A, or a part with equivalent or better performance, is recommended for general indoor applications. If an adapter is connected from V_{DD1} to RTN, as in ORing option 2 above, voltage transients caused by the input cable inductance ringing with the internal PD capacitance can occur. Adequate capacitive filtering or a TVS must limit this voltage to be within the absolute maximum ratings. Outdoor transient levels or special applications require additional protection.

Use of diode D_{VDD} for PoE priority may dictate the use of additional protection around the TPS23785B. ESD events between the PD power inputs, or the inputs and converter output, cause large stresses in the hotswap MOSFET if D_{VDD} becomes reverse biased and transient current around the TPS23785B is blocked. The use of C_{VDD} and D_{RTN} in Figure 25 provides additional protection should over-stress of the TPS23785B be an issue. An SMAJ58A would be a good initial selection for D_{RTN} . Individual designs may have to tune the value of C_{VDD} .




Figure 25. Example of Added ESD Protection for PoE Priority

Capacitor, C₁

The IEEE 802.3at standard specifies an input bypass capacitor (from V_{DD} to V_{SS}) of 0.05 μF to 0.12 μF . Typically a 0.1 μF , 100 V, 10% ceramic capacitor is used.

Detection Resistor, RDEN

The IEEE 802.3at standard specifies a detection signature resistance, R_{DEN} between 23.75 k Ω and 26.25 k Ω , or 25 k Ω ± 5%. Choose an R_{DEN} of 24.9 k Ω .

Classification Resistor, R_{CLS}

Connect a resistor from CLS to V_{SS} to program the classification current according to the IEEE 802.3at standard. The class power assigned should correspond to the maximum average power drawn by the PD during operation. Select R_{CLS} according to Table 1.

For a high power design, choose class 4 and R_{CLS} = 63.4 Ω .

APD Pin Divider Network, R_{APD1}, R_{APD2}

The APD pin can be used to disable the TPS23785B internal hotswap MOSFET giving the adapter source priority over the PoE source. An example calculation is provided, see literature number SLVA306A.



Setting Frequency (R_{FRS}) and Synchronization

The converter switching frequency is set by connecting R_{FRS} from the FRS pin to ARTN. The frequency may be set as high as 1 MHz with some loss in programming accuracy as well as converter efficiency. Synchronization at high duty cycles may become more difficult above 500 kHz due to the internal oscillator delays reducing the available on-time. As an example:

- 1. Assume a desired switching frequency (f_{SW}) of 250 kHz.
- 2. Compute R_{FRS}:

$$R_{FRS}(k\Omega) = \frac{17250}{f_{SW}(kHz)} = \frac{17250}{250} = 69$$

(b) Select 69.8 kΩ.

The TPS23785B may be synchronized to an external clock to eliminate beat frequencies from a sampled system, or to place emission spectrum away from an RF input frequency. Synchronization may be accomplished by applying a short pulse (T_{SYNC}) of magnitude V_{SYNC} to FRS as shown in Figure 26. R_{FRS} should be chosen so that the maximum free-running frequency is just below the desired synchronization frequency. The synchronization pulse terminates the potential on-time period, and the off-time period does not begin until the pulse terminates. The pulse at the FRS pin should reach between 2.5 V and V_B , with a minimum width of 22 ns (above 2.5 V) and rise/fall times less than 10 ns. The FRS node should be protected from noise because it is high-impedance. An R_T on the order of 100 Ω in the isolated example reduces noise sensitivity and jitter.




Figure 26. Synchronization



Current Slope Compensation

The TPS23785B provides a fixed internal compensation ramp that suffices for most applications. R_S (see Figure 27) may be used if the internally provided slope compensation is not enough.

Most current-mode control papers and application notes define the slope values in terms of V_{PP}/T_S (peak ramp voltage / switching period), however the electrical characteristics table specifies the slope peak (V_{SLOPE}) based on the maximum (78%) duty cycle. Assuming that the desired slope, $V_{SLOPE-D}$ (in mV/period), is based on the full period, compute R_S per the following equation where V_{SLOPE} , D_{MAX} , and I_{SL-EX} are from the electrical characteristics table with voltages in mV, current in μA , and the duty cycle is unitless (e.g., $D_{MAX} = 0.78$).

$$R_{S}(\Omega) = \frac{\left[V_{SLOPE_D}(mV) - \left(\frac{V_{SLOPE}(mV)}{D_{MAX}}\right)\right]}{I_{SL_EX}(\mu A)} \times 1000$$

$$GATE$$

$$R_{S}(\Omega) = \frac{\left[V_{SLOPE_D}(mV) - \left(\frac{V_{SLOPE}(mV)}{D_{MAX}}\right)\right]}{I_{SL_EX}(\mu A)} \times 1000$$

$$GATE$$

$$R_{S}(\Omega) = \frac{\left[V_{SLOPE_D}(mV) - \left(\frac{V_{SLOPE}(mV)}{D_{MAX}}\right)\right]}{I_{SL_EX}(\mu A)} \times 1000$$

Figure 27. Additional Slope Compensation

 C_S may be required if the presence of R_S causes increased noise, due to adjacent signals like the gate drive, to appear at the C_S pin.



Blanking Period, RRINK

Selection of the blanking period is often empirical because it is affected by parasitics and thermal effects of every device between the gate-driver and output capacitors. The minimum blanking period prevents the current limit and PWM comparators from being falsely triggered by the inherent current spike that occurs when the switching MOSFET turns on. The maximum blanking period is bounded by the output rectifier's ability to withstand the currents experienced during a converter output short.

If blanking beyond the internal default is desired choose R_{BLNK} using R_{BLNK} (k Ω) = t_{BLNK} (ns).

- 1. For a 100 ns blanking interval
 - (a) $R_{BLNK}(k\Omega) = 100$
 - (b) Choose $R_{BLNK} = 100 \text{ k}\Omega$.

The blanking interval can also be chosen as a percentage of the switching period.

1. Compute R_{BLNK} as follows for 2% blanking interval in a switcher running at 250 kHz.

$$R_{BLNK}(k\Omega) = \frac{Blanking_Interval(\%)}{f_{SW}(kHz)} \times 10^4 = \frac{2}{250} \times 10^4 = 80$$

(b) Select $R_{BLNK} = 80.6 \text{ k}\Omega$.

Dead Time Resistor, RDT

The required dead time period depends on the specific topology and parasitics. The easiest technique to obtain the optimum timing resistor is to build the supply and tune the dead time to achieve the best efficiency after considering all corners of operation (load, input voltage, and temperature). A good initial value is 100 ns. Program the dead time with a resistor connected from DT to ARTN per Equation 3.

1. Choose R_{DT} as follows assuming a t_{DT} of 100 ns:

(a)
$$R_{DT}(k\Omega) = \frac{t_{DT}(ns)}{2} = \frac{100}{2} = 50$$

(b) Choose $R_{DT} = 49.9 \ k\Omega$



Estimating Bias Supply Requirements and C_{vc}

The bias supply (V_C) power requirements determine the C_{VC} sizing and frequency of hiccup during a fault. The first step is to determine the power/current requirements of the power supply control, then use this to select C_{VC}. The control current draw will be assumed constant with voltage to simplify the estimate, resulting in an approximate value.

First determine the switching MOSFET gate drive power.

1. Let V_{OG} be the gate voltage swing that the MOSFET Q_G is rated to (often 10 V).

$$P_{\text{GATE}} = V_{\text{C}} \times f_{\text{SW}} \times \left(Q_{\text{GATE}} \times \frac{V_{\text{C}}}{V_{\text{QG}}}\right) P_{\text{GAT2}} = V_{\text{C}} \times f_{\text{SW}} \times \left(Q_{\text{GATE2}} \times \frac{V_{\text{C}}}{V_{\text{QG}}}\right)$$

(b) Compute gate drive power if V_C is 12 V, Q_{GATE} is 17 nC, and Q_{GAT2} is 8 nC.

$$P_{GATE} = 12 \text{ V} \times 250 \text{ kHz} \times 17 \text{ nC} \times \frac{12}{10} = 61.2 \text{ mW}$$

$$P_{GAT2} = 12 \text{ V} \times 250 \text{ kHz} \times 8 \text{ nC} \times \frac{12}{10} = 28.8 \text{ mW}$$

 $P_{DRIVE} = 61.2 \text{ mW} + 28.8 \text{ mW} = 90 \text{ mW}$

- (d) This illustrates why MOSFET Q_G should be an important consideration in selecting the switching MOSFETs.
- 2. Estimate the required bias current at some intermediate voltage during the C_{VC} discharge. For the TPS23785B, 12 V provides a reasonable estimate. Add the operating bias current to the gate drive current.

$$I_{DRIVE} = \frac{P_{DRIVE}}{V_C} = \frac{90 \text{ mW}}{12 \text{ V}} = 7.5 \text{ mA}$$

- (b) $I_{TOTAL} = I_{DRIVE} + I_{OPERATING} = 7.5 \text{ mA} + 0.92 \text{ mA} = 8.42 \text{ mA}$
- Compute the required C_{VC} based on startup within the typical softstart period of approximately 4 ms.

$$C_{VC1} + C_{VC2} = \frac{T_{STARTUP} \times I_{TOTAL}}{V_{CIVH}} = \frac{4 \text{ ms} \times 8.42 \text{ mA}}{6.5 \text{ V}} = 5.18 \text{ }\mu\text{F}$$

- (b) For this case, a standard 10 µF electrolytic plus a 0.47 µF should be sufficient.
- 4. Compute the initial time to start the converter when operating from PoE.

(a) Using a typical bootstrap current of 4 mA, compute the time to startup.
$$T_{ST} = \frac{C_{VC1} \times V_{CUV}}{I_{VC}} = \frac{10.47~\mu F \times 15~V}{4~mA} = 39~ms$$
 (b)

5. Compute the fault duty cycle and hiccup frequency

$$T_{RECHARGE} = \frac{(C_{VC1} + C_{VC2}) \times V_{CUVH}}{I_{VC}} = \frac{(10 \ \mu\text{F} + 0.47 \ \mu\text{F}) \times 6.5 \ V}{4 \ \text{mA}} = 17 \ \text{ms}$$
(a)
$$T_{DISCHARGE} = \frac{(C_{VC1} + C_{VC2}) \times V_{CUVH}}{I_{TOTAL}} = \frac{(10 \ \mu\text{F} + 0.47 \ \mu\text{F}) \times 6.5 \ V}{8.42 \ \text{mA}} = 8.08 \ \text{ms}$$
(b)

- (a) Note that the optocoupler current is 0 mA because the output is in current limit.

With the TPS23785B, the voltage rating of C_{VC1} and C_{VC2} should be 25 V minimum.



Switching Transformer Considerations and R_{VC}

Care in design of the transformer and V_C bias circuit is required to obtain hiccup overload protection. Leading-edge voltage overshoot on the bias winding may cause V_C to peak-charge, preventing the expected tracking with output voltage. Some method of controlling this is usually required. This may be as simple as a series resistor, or an R-C filter in front of D_{VC1} . Good transformer bias-to-output-winding coupling results in reduced overshoot and better voltage tracking.

 R_{VC} as shown in Figure 28 helps to reduce peak charging from the bias winding. This becomes especially important when tuning hiccup mode operation during output overload. Typical values for R_{VC} will be between 10 Ω and 100 Ω .




Figure 28. R_{VC} Usage



T2P Pin Interface

The T2P pin is an active low, open-drain output indicating a high power source is available. An optocoupler is typically used to interface with the T2P pin to signal equipment on the secondary side of the converter of T2P status. Optocoupler current-gain is referred to as CTR (current transfer ratio), which is the ratio of transistor collector current to LED current. To preserve efficiency, a high-gain optocoupler ($250\% \le CTR \le 500\%$, or $300\% \le CTR \le 600\%$) along with a high-impedance (e.g., CMOS) receiver are recommended. Design of the T2P optocoupler interface can be accomplished as follows:

- 1. T2P ON characteristic: $I_{T2P} = 2$ mA minimum, $V_{T2P} = 1$ V
- 2. Let $V_C = 12 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $R_{T2P-OUT} = 10 \text{ k}\Omega$, $V_{T2P-OUT}$ (low) = 400 mV max $I_{RT2P-OUT} = \frac{V_{OUT} V_{T2P-OUT}(low)}{R_{T2P-OUT}} = \frac{5 0.4}{10000} = 0.46 \text{ mA}$
- 3. The optocoupler CTR will be needed to determine R_{T2P}. A device with a minimum CTR of 300% at 5 mA LED bias current is selected. CTR will also vary with temperature and LED bias current. The strong variation of CTR with diode current makes this a problem that requires some iteration using the CTR versus I_{DIODE} curve on the optocoupler data sheet.
 - (a) Using the (normalized) curves, a current of 0.4 mA to 0.5 mA is required to support the output current at the minimum CTR at 25°C.
 - (a) Pick an I_{DIODE}. For example one around the desired load current.
 - (b) Use the optocoupler datasheet curve to determine the effective CTR at this operating current. It is usually necessary to apply the normalized curve value to the minimum specified CTR. It might be necessary to ratio or offset the curve readings to obtain a value that is relative to the current that the CTR is specified at.
 - (c) If I_{DIODE} × CTR_{I_DIODE} is substantially different from I_{RT2P_OUT}, choose another I_{DIODE} and repeat.
 - (b) This manufacturer's curves also indicate a -20% variation of CTR with temperature. The approximate forward voltage of the optocoupler diode is 1.1 V from the data sheet.

$$I_{RT2P} \cong I_{MIN} \times \frac{100}{100 - \Delta CTR_{TEMP}} = 0.5 \text{ mA} \times \frac{100}{100 - 20} = 0.625 \text{ mA}$$

(c)
$$V_{FLED} = 1.1 \text{ V}$$
 $R_{T2P} = \frac{V_C - V_{T2P} - V_{FLED}}{I_{RT2P}} = \frac{12 - 1 - 1.1}{0.625 \text{ mA}} = 15.48 \text{ k}\Omega$
(d) Select a 15.4 kO resistor. Even though the minimum

(d) Select a 15.4 $k\Omega$ resistor. Even though the minimum CTR and temperature variation were considered, the designer might choose a smaller resistor for a little more margin.




Figure 29. T2P Interface



Softstart

Converters require a softstart on the voltage error amplifier to prevent output overshoot on startup. Figure 30 shows a common implementation of a secondary-side softstart that works with the typical TL431 error amplifier. The softstart components consist of D_{SS} , R_{SS} , and C_{SS} . They serve to control the output rate-of-rise by pulling V_{CTL} down as C_{SS} charges through R_{OB} , the optocoupler, and D_{SS} . This has the added advantage that the TL431 output and C_{IZ} are preset to the proper value as the output voltage reaches the regulated value, preventing voltage overshoot due to the error amplifier recovery. The secondary-side error amplifier will not become active until there is sufficient voltage on the secondary. The TPS23785B provides a primary-side softstart which persists long enough (~4 ms) for secondary side voltage-loop softstart to take over. The primary-side current-loop softstart controls the switching MOSFET peak current by applying a slowly rising ramp voltage to a second PWM control input. The PWM is controlled by the lower of the softstart ramp or the CTL-derived current demand. The actual output voltage rise time is usually much shorter than the internal softstart period. Initially the internal softstart ramp limits the maximum current demand as a function of time. Either the current limit, secondary-side softstart, or output regulation assume control of the PWM before the internal softstart with minimal output voltage overshoot.




Figure 30. Error Amplifier Soft Start

Thermal Considerations and OTSD

Sources of nearby local PCB heating should be considered during the thermal design. Typical calculations assume that the TPS23785B is the only heat source contributing to the PCB temperature rise. It is possible for a normally operating TPS23785B device to experience an OTSD event if it is excessively heated by a nearby device.



Frequency Dithering for Conducted Emissions Control

The international standard CISPR 22 (and adopted versions) is often used as a requirement for conducted emissions. Ethernet cables are covered as a telecommunication port under section 5.2 for conducted emissions. Meeting EMI requirements is often a challenge, with the lower limits of Class B being especially hard. Circuit board layout, filtering, and snubbing various nodes in the power circuit are the first layer of control techniques. A more detailed discussion of EMI control is presented in Practical Guidelines to Designing an EMI Compliant PoE Powered Device With Isolated Flyback, TI literature number SLUA469. Additionally, IEEE802.3at sections 33.3 and 33.4 have requirements for noise injected onto the Ethernet cable based on compatibility with data transmission.

Occasionally, a technique referred to as frequency dithering is utilized to provide additional EMI measurement reduction. The switching frequency is modulated to spread the narrowband individual harmonics across a wider bandwidth, thus lowering peak measurements. The circuit of Figure 31 modulates the switching frequency by feeding a small ac signal into the FRS pin. These values may be adapted to suit individual needs.




Figure 31. Frequency Dithering

REVISION HISTORY

Changes from Original (December 2012) to Revision A

Page



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS23785BPWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS23785B	Samples
TPS23785BPWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS23785B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS23785BPWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TPS23785BPWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS23785BPWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5

4.4 x 7.6, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE




NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may not be present and may vary.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司