

具有过流限制的 3.3V 至 18V 电源多路复用器 (MUX)

查询样品: TPS22980

特性

- 3.3V电源供电
- 4.5V 至 19.8V 高电压开关
- 3V 至 3.6V 开关
- 可调节限流
- 热关断
- 先合后断开关
- 低电压闭合之前的高电压放电
- 反向电流阻断

应用

- 笔记本电脑
- 台式机
- 电源管理系统

说明

TPS22980 是一款限流型电源 mux, 此器件可从一个低电压电源 (3.0V 到最高 3.6V) 或者一个高电压电源 (5V 到最高 18V) 提供到一个外围器件的连接。 由数字控制信号选择所需的输出。

高电压 (VHV) 和低电压 (V3P3) 开关电流限值由外部电阻设定。 一旦达到电流限值, TPS22980 将控制此开关以将电流保持在限值上。

当此高电压电源不在时,TPS22980 将保持到低电压电源输出的连接。 高电压线路和高压使能信号出现时,此高压 开关将会与低电压开关一同打开直到在低压开关上侦测到反向电流。 这一功能能在最小下降电流和击穿电流的情况 下实现低压电源至高压电源的无缝转换。

为了防止 VHV 连接到 V3P3 连接转换期间的电流回流, TPS122980 将断开 VHV 连接并将输出放电至接近 3.3V。一旦输出达到 3.3V,此器件将接通 V3P3 开关。 如果负载出现,则此输出在返回 3.3V 前转换为 0V。

TPS22980 采用 4mm x 4mm x 1mm 四方平面无引线 (QFN) 封装。




图 1. 典型应用



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER	PART NUMBER PACKAGE MARKING		DEVICE SPECIFIC FEATURES			
TPS22980RGPR	PS22980	RGP	Tape and Reel			



Package Size: 4mm x 4mm x 1mm height, Pad Pitch: 0.5mm

PIN FUNCTIONS

	PIN							
NO.	NAME	DESCRIPTION						
1								
2	OND	Parity was d						
3	GND	Device ground						
4								
5	EN	Device Enable.						
6	\/I.D/	High college and a second control of Discondition of O.4. Francoites and other things are a second to						
7	VHV	High voltage power supply input. Place a minimum of 0.1µF capacitor as close to this pin as possible.						
8	ISET_V3P3	Sets the current limit for V3P3. Place resistor between this pin and GND. See Equation 1 to calculate resistor value.						
9	ISET_S3	Sets the current limit for VHV in S3 mode. Place resistor between this pin and GND. See Equation 1 to calculate resistor value.						
10	ISET_S0	Sets the current limit for VHV in S0 mode. Place resistor between this pin and GND. See Equation 1 to calculate resistor value.						
11	HV_EN	High voltage output enable.						
12, 14	OUT	Power output. Place a minimum of 1µF capacitor as close to this pin as possible.						
13	GND	Device ground.						
15	RSVD	Pecanyad Must Tie to CND						
16	KSVD	Reserved. Must Tie to GND.						
17	S0	When this pin is asserted, the device is put in S0 mode. Otherwise the device operates in S3 mode.						
18	V3P3OUT	3.3V bypass output. Place a minimum of 0.1µF capacitor as close to this pin as possible.						
19	V3P3	3.3V power supply input. Place a minimum of 0.1µF capacitor as close to this pin as possible.						
20	VSFS	3.3V power supply input. Frace a minimum of 0.1µF capacitor as close to this pin as possible.						
EP	GND							



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1) (2)

		VALUE	UNIT
	Input voltage range on V3P3 (VDD) ⁽³⁾	-0.3 to 3.6	
	Input voltage range on EN, HVEN, ISET_V3P3, ISET_S0, ISET_S3, S0 ⁽³⁾	-0.3 to V3P3+0.3	
VI	Input voltage range on VHV ⁽³⁾	-0.3 to 20	V
	Output voltage range at OUT ⁽³⁾	-0.3 to 20	
	Output voltage range at V3P3OUT ⁽³⁾	-0.3 to V3P3+0.3	
T _A	Operating ambient temperature range	-40 to 85	°C
T _{J (MAX)}	Maximum operating junction temperature	110	°C
T _{stg}	Storage temperature range	-65 to 150	°C
ECD Datin	Charge Device Model (JESD 22 C101)	500	V
ESD Rating	Human Body Model (JESD 22 A114)	2	kV

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		TPS22980	
	THERMAL METRIC ⁽¹⁾	RGP	UNITS
		16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	38.9	
θ_{JCtop}	Junction-to-case (top) thermal resistance	30.7	
θ_{JB}	Junction-to-board thermal resistance	11.5	°C/W
ΨЈΤ	Junction-to-top characterization parameter	0.4	*C/VV
ΨЈВ	Junction-to-board characterization parameter	11.4	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	2.2	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be de-rated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max)} – (θ_{JA} × P_{D(max)})
 All voltage values are with respect to network ground terminal.



RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT	
V_{3P3}	Supply voltage re	Supply voltage range				
V_{HV}	Supply voltage la					
I _{LIM3P3OUT}	V3P3OUT Switch	0	500	mA		
V_{IH}	Input logic high	EN, HV_EN, S0	V3P3-0.6	V3P3	V	
V_{IL}	Input logic low	EN, HV_EN, S0	0	0.6	V	
R _{SET_V3P3}	3.3V switch curre	nt limit set resistance	25.3	402	kΩ	
R _{SET_S0}	VHV switch curre	25.3	402	kΩ		
RS _{ET_S3}	VHV switch curre	VHV switch current limit in S3 mode set resistance				

ELECTRICAL CHARACTERISTICS

Unless otherwise noted the specification applies over the V_{DD} range and operating junction temp $-40^{\circ}\text{C} \leq T_{J} \leq 85^{\circ}\text{C}$. Typical values are for $V_{3P3} = 3.3\text{V}$, $V_{HV} = 15\text{V}$, and $T_{J} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	JPPLIES AND CURRENTS	•			•	
V _{3P3}	V3P3 Input voltage range		3	3.3	3.6	V
V _{HV}	VHV Input voltage range		4.5		19.8	V
I _{VHVACT}	Active quiescent current from VHV	HV_EN = 1, EN = 1			150	μΑ
I _{VHVSD}	Shutdown leakage current from VHV	HV_EN = 0, EN = 0 or 1			30	μΑ
I _{DDACT}	Active quiescent current from V3P3	EN = 1, HV_EN = 0			200	μΑ
I _{DDACTHV}	Active quiescent current from V3P3	EN = 1, HV_EN = 1			150	μΑ
I _{DDSD}	Shutdown Quiescent Current from V3P3	EN = 0, OUT = 0V			10	μΑ
I _{DIS}	OUT Discharge Current	$EN = 1, V_{HV} = 5V$ $HV_{EN} = 1 \rightarrow 0$	5		10	mA
	LIV EN EN CO CO landa nin lanka na	V = 0 V			1	μΑ
I _{IN}	HV_EN, EN, S0, S3 Input pin leakage	V = V3P3			1	μΑ
SWITCH A	ND RESISTANCE CHARACTERISTICS	•			•	
R _{SHV}	VHV Switch resistance	V _{HV} = 5 V to 18V, I _{VHV} = 1.5 A			250	mΩ
R _{S3P3}	V3P3 Switch resistance	$V_{3P3} = 3.3 \text{ V}, I_{V3P3} = 1.5 \text{ A}$			250	mΩ
R _{S3P3BYP}	V3P3 Bypass switch resistance	$V_{3P3} = 3.3 \text{ V}, I_{V3P3} = 500 \text{ mA}$			500	mΩ
VOLTAGE	THESHOLDS	,	•		•	
\ /	VI IV I In den velke ve le elsevit	VHV Input Falling	3.6	4		V
V_{HVUVLO}	VHV Under voltage lockout	VHV Input Rising		4	4.3	V
\/	V2D2 Under veltage leekeut	V3P3 Input Falling	1.8	2.25		V
V _{3P3UVLO}	V3P3 Under voltage lockout	V3P3 Input Rising		2.25	2.5	v
THERMAL	SHUTDOWN					
T _{SD}	Shutdown Temperature		110	120	130	°C
T _{SDHYST}	Shutdown Hysteresis			10		°C




ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise noted the specification applies over the V_{DD} range and operating junction temp $-40^{\circ}\text{C} \leq T_{J} \leq 85^{\circ}\text{C}$. Typical values are for $V_{3P3} = 3.3\text{V}$, $V_{HV} = 15\text{V}$, and $T_{J} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT	LIMIT				·	
		$R_{SET_S0, 3} = 402 \text{ k}\Omega$	100	110	150	
I _{LIMHV}	VHV Switch current limit state S0 or S3	$R_{SET_S0, 3} = 80.6 \text{ k}\Omega$	495	525	555	mA
		$R_{SET_S0, 3} = 26.7 \text{ k}\Omega$	1515	1575	1635	
		$R_{SET_V3P3} = 402 \text{ k}\Omega$	100	110	150	
I _{LIM3P3}	V3P3 Switch current limit	$R_{SET_V3P3} = 80.6 \text{ k}\Omega$	495	525	555	mA
		$R_{SET_V3P3} = 26.7 \text{ k}\Omega$	1515	1575	1635	
I _{REV3P3}	V3P3 Switch Reverse Current Limit		10	27	45	mA
T _{V3P3RC}	V3P3 Switch Reverse Current Response Time	$V_{OUT} = V_{3P3} \rightarrow V_{3P3} + 20mV$			100	μS
T _{VHVSC}	VHV Switch short circuit response time	C _{OUT} = 20 pF		8		μs
T _{V3P3SC}	V3P3 Switch short circuit response time	C _{OUT} = 20 pF		8		μs
TRANSITION	ON DELAYS					
T _{3P3OFF}	VHV to V3P3 off time	$C_{OUT} = 1.1 \mu F$, EN = 1, HV_EN = 1 \rightarrow 0			6	ms
T _{0-3.3V}	0V to 3.3V ramp time	C _{OUT} ≤ 20 pF			6	ms
T _{3.3V-VHV}	3.3V to VHV ramp time	C _{OUT} ≤ 20 pF			6	ms
T _{VHV-3.3V}	VHV to 3.3V ramp time	C _{OUT} ≤ 20 pF			23	ms
T _{LIM}	Overcurrent response time	C _{OUT} ≤ 20 pF			0.5	ms

FUNCTIONAL BLOCK DIAGRAM





APPLICATION INFORMATION

CURRENT LIMIT

The TPS22980 provides current limiting in the power switches. Both the VHV supply current limit and the V3P3 supply current limit are adjustable by external resistors.

Figure 2 shows a simplified view of the TPS22980 current limit function. Both the VHV supply current limit and the V3P3 supply current limit are adjustable by external resistors.




Figure 2. Simplified Current Limit Diagram

The current limit thresholds, I_{REF_HV} and I_{REF_V3P3} , are set with three external resistors as shown in Figure 3. When the TPS22980 is passes the V3P3 voltage, the current limit is set by R_{ISET_V3P3} . The VHV path has two modes that support two different current limits which are selected by the S0 pin. When S0 is asserted high, R_{ISET_S0} sets the current limit. When S0 is low, R_{ISET_S3} sets the current limit. This allows the system to have two separate VHV current limits for different modes such as active and sleep.





Figure 3. External R_{SET} Resistances to Set Current Limits



CURRENT LIMIT THRESHOLD






Figure 4. I_{LIM} vs R_{SET} for VHV and V3P3

Figure 5. Percent Variance from min I_{LIM} vs R_{SET}

Figure 4 shows the minimum, typical, and maximum current limit for either supply versus its corresponding R_{ISET} value. Equation 1 is used to determine the R_{ISET} needed to set a minimum ILIM for a given supply and mode. Figure 5 shows the approximate variation from the set minimum I_{LIM} value to the typical and maximum I_{LIM} values.

$$RISET = \frac{40 \text{ k}\Omega \times Amps}{ILIMmin}$$
 (1)

where:

 R_{ISET} = external resistor used to set the current limit for V3P3, VHV (S0), or VHV (S3), and I_{LIMmin} = current limit for V3P3, VHV (S0), or VHV (S3) set by the external R_{ISET} resistor.

Each resistor is placed between the corresponding ISET pin and GND, as shown in Figure 3, providing a minimum current limit between 100mA and 1.5A.

TRANSITION DELAYS

Output transitions of the TPS22980 voltages are shown in Figure 6. When the device transitions from VHV to V3P3 at the output, the power switches both turn off until the output falls to near the V3P3 voltage. During this time, a discharge current (IDIS) pulls OUT down. If a load on the line is also pulling OUT down, the output can drop to 0V due to the switch off time of T3P3OFF. Figure 7 shows the voltage drop on the output during this transition with no output capacitance.






Figure 6. Allowable Voltage Transitions




Figure 7. Voltage Drop During Transitions from VHV

DIGITAL CONTROL SIGNALS

The voltage at OUT is controlled by two digital logic input signals, EN and HV_EN. HV_EN controls the state of the VHV switch and EN controls the state of V3P3 switch. Table 1 lists the possible output states given the conditions of the digital logic signals.

Table 1. Output State of OUT Given the States EN and HV_EN

EN	HV_EN	OUT
0	0	OPEN
0	1	OPEN
1	0	V3P3
1	1	VHV



Figure 8 shows possible combinations of EN and HV_EN controlling OUT of the TPS22980.




Figure 8. Logic Waveforms Displaying the Transition Between VHV and V3P3

OVER-CURRENT LIMIT AND SHORT CIRCUIT PROTECTION

When the load at OUT attempts to draw more current than the limit set by the external RISET resistors for the V3P3 switch and VHV switch (for both S0 and S3 modes), the device will operate in a constant current mode while lowering the output voltage. Figure 9 shows the delay, t_{LIM}, which occurs when an over-current fault is detected until the output current is lowered to ILIMHV tolerances for VHV or ILIM3V3 tolerances for V3P3 as shown in Figure 4.




Figure 9. Overcurrent Output Response

All short circuit conditions are treated as over-current conditions. In the event of a short circuit, the device will limit the output current to the corresponding R_{SET} value and continue to do so until thermal shutdown is encountered or the short circuit condition is removed.



Reverse Current Protection

Reverse current protection for the V3P3 supply to OUT triggers at I_{REV3P3} causing the V3P3 supply switch to open. When the HV_EN signal is not asserted and reverse current protection is triggered, a discharge current source is turned on to bring the output voltage to 3.3V nominal.

Thermal Shutdown

The device enters thermal shutdown when junction temperature reaches T_{SD}. The device will resume the previous state on power up once the junction temperature has dropped by 10°C. Connect thermal vias to the exposed GND pad underneath the device package for improved thermal diffusion.

UVLO

When the VHV rail reaches the under-voltage lockout threshold of V_{HVUVLO} while HV_EN is high, the device will switch back to V3P3. Once the UVLO condition has cleared, the device will switch to VHV again. When the V3P3 rail reaches the under-voltage lockout threshold of $V_{3P3UVLO}$, regardless of the states of any digital logic controls, the device will open all switches and enter a reset condition.

Input Inductive Bounce at Short Circuit

When the TPS22980 is operating at high currents and high input voltage on VHV, a short circuit condition can cause the input to exceed the maximum safe operating condition for VHV. When a significant inductance is present at the VHV input, sudden turn off of current through the device may produce a large enough inductive voltage bounce that exceeds the maximum safe operating condition and may damage the TPS22980. To prevent this, reduce any inductance at the input. Input capacitors, such as 4.7µF, can reduce the supply bounce and are recommended.

Single Point Failure Protection

The TPS22980 current limits are set by the RISET resistances. Shorting one of these resistance would result in a single point failure that removes the current limiter for that particular input and mode. Without current limiting, an excessive current load may damage the TPS22980 and the system. To prevent a single point failure from occurring, the RISET resistances can be divided into two series resistances each as shown in Figure 10. Failure of a single resistance will not result in runaway current and damage.




Figure 10. R_{ISET} Division to Prevent Single Point Failure



REVISION HISTORY

Changes from Original (December 2011) to Revision A	Page
• Changed 图1. 典型应用	1
Added bottom view pin out information.	2
Updated Pin Functions Table.	2
Added reverse current and thermal shutdown parameters to the ELECTRICAL CHARACTERISTICS table	э 4
Updated the APPLICATION INFORMATION section.	<u> 6</u>
Changes from Revision A (February 2012) to Revision B	Page
Changed bottom view pin out information.	2

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS22980RGPR	Active	Production	QFN (RGP) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS22980
TPS22980RGPR.A	Active	Production	QFN (RGP) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS22980
TPS22980RGPR.B	Active	Production	QFN (RGP) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS22980

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22980RGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023




*All dimensions are nominal

Devic	е	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22980	RGPR	QFN	RGP	20	3000	346.0	346.0	33.0

4 x 4, 0.5 mm pitch

VERY THIN QUAD FLATPACK




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224735/A



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月