











TPS22958, TPS22958N

ZHCSDJ0A - FEBRUARY 2015-REVISED MARCH 2015

#### TPS22958x 具有可调节上升时间的 5.5V、4A/6A、 14mΩ 负载升关

# 特性

- 集成 N 通道负载开关
- 输入电压范围: 0.6V 至 5.5V
- VBIAS 电压范围: 2.5V 至 5.5V
- R<sub>ON</sub> 电阻
  - V<sub>IN</sub> = 5V (V<sub>BIAS</sub> = 5V) 时,R<sub>ON</sub> = 14m $\Omega$
  - $V_{IN} = 3.3 V (V_{BIAS} = 5 V)$  时, $R_{ON} = 13 m \Omega$
  - $V_{IN} = 1.8V (V_{BIAS} = 5V)$  时, $R_{ON} = 13m\Omega$
- 4A 最大持续开关电流(DGK 封装)
- 6A 最大持续开关电流(DGN 封装)
- 低静态电流
  - V<sub>BIAS</sub> = 5V 时为 55μA
- 低控制输入阈值支持使用 1.2V/1.8V/2.5V/3.3V 逻辑电路
- 可调节上升时间(1)
- 快速输出放电 (QOD)<sup>(2)</sup>
- DGK 8 引脚封装:
  - 3.0mm x 4.9mm x 1.1mm, 0.65mm 间距
- 带有散热焊盘的 DGK 8 引脚封装:
  - 3.0mm x 4.9mm x 1.1mm, 0.65mm 间距
- 静电放电 (ESD) 性能经测试符合 JEDEC STD 标 准。
  - 2kV 人体模型 (HBM) 和 1kV 器件充电模型 (CDM)
- 闩锁性能超出 100mA,符合 JESD 78 Ⅱ 类规范的
- 通用输入输出 (GPIO) 使能 高电平有效
- 有关 CT 值与上升时间的关系,请参见 Adjustable Rise Time
- TPS22958N 器件不具备该特性。

# 2 应用

- 电子销售点 (EPOS)
- 工厂自动化/控制
- 楼宇自动化
- 打印机
- 波峰焊制造

# 3 说明

TPS22958x 是一款具有可调节上升时间的小型单通道 负载开关。 此器件包含一个可在 0.6V 至 5.5V 输入电 压范围内运行的 N 通道 MOSFET,并且可支持最大 4A(DGK 封装)或 6A(DGN 封装)的持续电流。 此开关可由一个打开/关闭输入控制,此输入可与低压 控制信号直接对接。


该器件的上升时间可从外部进行控制,从而避免涌入电 流。 在 CT 引脚上连接一个电容即可更改上升时间: 电容值越大,上升时间越长。 TPS22958x 提供 DGK 和 DGN 两种节省空间的封装,其中 DGN 封装带有支 持高功率耗散的散热焊盘,而 DGN 封装则不带有散热 焊盘。 器件在自然通风环境下的额定运行温度范围为 -40℃至105℃。

#### 器件信息の

器件编号	封装 (引脚)	封装尺寸 (标称值)
TDC00050	DGK (8)	3.00mm x 4.90mm
TPS22958x	DGN (8)	3.00mm x 4.90mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

#### 典型应用电路原理图





目录			
	9	Deta	ailed [
		9.1	Overv
		0.0	F4

1	特性1	9 Detailed Description	17
2	应用 1	9.1 Overview	17
3	说明 1	9.2 Functional Block Diagram	17
4	修订历史记录 2	9.3 Feature Description	17
5	Device Comparison Table	9.4 Device Functional Modes	19
8	Pin Configuration and Functions	10 Application and Implementation	20
7	Specifications	10.1 Application Information	20
•	7.1 Absolute Maximum Ratings	10.2 Typical Application	2
	7.2 ESD Ratings	11 Power Supply Recommendations	24
	7.3 Recommended Operating Conditions	12 Layout	24
	7.4 Thermal Information	12.1 Layout Guidelines	24
	7.5 Electrical Characteristics (V <sub>BIAS</sub> = 5 V)	12.2 Layout Example	2
	7.6 Electrical Characteristics (V <sub>BIAS</sub> = 3.3 V)	13 器件和文档支持	26
	7.7 Electrical Characteristics (V <sub>BIAS</sub> = 2.5 V)	13.1 相关链接	
	7.8 Switching Characteristics	13.2 商标	20
	7.9 Typical DC Characteristics	13.3 静电放电警告	20
	7.10 Typical AC Characteristics	13.4 术语表	20
8	Parameter Measurement Information	<b>14</b> 机械封装和可订购信息	20
-			

# 4 修订历史记录


			Pag
•	完整版的最初发布版本。		



# 5 Device Comparison Table

DEVICE	R <sub>ON</sub> AT VIN = VBIAS = 5V	RISE TIME	QUICK OUTPUT DISCHARGE	MAX OUTPUT CURRENT	ENABLE
TPS22958DGK		Adjustable	Yes	4 A	
TPS22958DGN	44 0	Adjustable	Yes	6 A	A ationa I limb
TPS22958NDGK	14 mΩ	Adjustable	No	4 A	Active High
TPS22958NDGN		Adjustable	No	6 A	

# 6 Pin Configuration and Functions



# **Pin Functions**

	PIN	1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1, 4	VIN	I	Switch input. Bypass this input with a ceramic capacitor to GND. These pins should be tied together as shown in Layout Information.
2	ON	- 1	Active-high switch control input. Do not leave floating.
3	VBIAS	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 to 5.5 V. See <i>VIN and VBIAS Voltage Range</i> .
5, 8	VOUT	0	Switch output
6	GND	_	Ground
7	CT	0	Switch slew rate control. Can be left floating.
_	Thermal Pad <sup>(1)</sup>	_	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See <i>Layout Guidelines</i> for layout guidelines.

(1) Only available for the DGN package



# 7 Specifications

#### 7.1 Absolute Maximum Ratings

Over operating free-air temperature (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	-0.3	6	V
$V_{BIAS}$	Bias voltage	-0.3	6	V
$V_{OUT}$	Output voltage	-0.3	6	V
V <sub>ON</sub>	ON voltage	-0.3	6	V
	Maximum continuous switch current, T <sub>A</sub> = 65°C (DGK Package)		4	Α
I <sub>MAX</sub> -	Maximum continuous switch current, T <sub>A</sub> = 75°C (DGN Package)		6	Α
	Maximum pulsed switch current, pulse <300 µs, 2% duty cycle (DGK Package)		6	Α
I <sub>PLS</sub>	Maximum pulsed switch current, pulse <300 µs, 2% duty cycle (DGN Package)		8	Α
TJ	Maximum junction temperature		125	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

# 7.3 Recommended Operating Conditions

				MIN	MAX	UNIT
$V_{IN}$	Input voltage range			0.6	$V_{BIAS}$	V
V <sub>BIAS</sub>	Bias voltage range			2.5	5.5	V
V <sub>ON</sub>	ON voltage range			0	5.5	V
V <sub>OUT</sub>	Output voltage range			$V_{IN}$	V	
V <sub>IH, ON</sub>	High-level input voltage, ON	V <sub>BIAS</sub> = 2.5 to 5.5 V		1.2	5.5	V
$V_{IL, ON}$	Low-level input voltage, ON	V <sub>BIAS</sub> = 2.5 to 5.5 V		0	0.5	V
T <sub>A</sub>	Operating free-air temperature (1			-40	105	°C
C <sub>IN</sub>	Input capacitor			1 <sup>(2)</sup>		μF

<sup>(1)</sup> In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature  $[T_{A(max)}]$  is dependent on the maximum operating junction temperature  $[T_{J(max)}]$ , the maximum power dissipation of the device in the application  $[P_{D(max)}]$ , and the junction-to-ambient thermal resistance of the part/package in the application  $(R_{\theta JA})$ , as given by the following equation:  $T_{A(max)} = T_{J(max)} - (R_{\theta JA} \times P_{D(max)})$ .

(2) Refer to the Application Information section.

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



# 7.4 Thermal Information

		TPS2	TPS22958x			
	THERMAL METRIC <sup>(1)</sup> (2)	DGK (8 PINS)	22958x  DGN (8 PINS)  67.0  66.5  46.8  5.0  46.6	UNIT		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	185.7	67.0			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	77.3	66.5			
$R_{\theta JB}$	Junction-to-board thermal resistance	107.0	46.8	°C/W		
$\Psi_{JT}$	Junction-to-top characterization parameter	15.2	5.0	10/00		
ΨЈВ	Junction-to-board characterization parameter	105.4	46.6			
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	14.9			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.



# 7.5 Electrical Characteristics ( $V_{BIAS} = 5 V$ )

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 105^{\circ}\text{C}$  and  $\text{V}_{\text{BIAS}} = 5 \text{ V}$ . Typical values are for  $\text{T}_{\text{A}} = 25^{\circ}\text{C}$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	3	T <sub>A</sub>	MIN	TYP	MAX	UNIT
POWER SU	JPPLIES AND CURRENTS							
	V			-40°C to 85°C		54	60	
I <sub>Q, VBIAS</sub>	V <sub>BIAS</sub> quiescent current	$I_{OUT} = 0$ , $V_{IN} = V_{ON} = V_{BIAS} = 5 \text{ V}$		-40°C to 105°C			60	μA
	V	V 0VV 0VV 5V		-40°C to 85°C		0.5	1	
I <sub>SD, VBIAS</sub>	V <sub>BIAS</sub> shutdown current	$V_{ON} = 0 \text{ V}, V_{OUT} = 0 \text{ V}, V_{BIAS} = 5 \text{ V}$		-40°C to 105°C			1	μA
			.,	-40°C to 85°C		0.5	8	
			$V_{IN} = 5 V$	-40°C to 105°C			10	
			V 22V	-40°C to 85°C		0.1	3	
			$V_{IN} = 3.3 \text{ V}$	-40°C to 105°C			4	
	W. d. d.		\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-40°C to 85°C		0.07	2	
I <sub>SD, VIN</sub>	V <sub>IN</sub> shutdown current	$V_{ON} = 0 \text{ V}, V_{OUT} = 0 \text{ V}, V_{BIAS} = 5 \text{ V}$	$V_{IN} = 1.8 \text{ V}$	-40°C to 105°C			3	μA
			.,	-40°C to 85°C		0.05	1	
			V <sub>IN</sub> = 1.2 V	-40°C to 105°C			2	
			.,	-40°C to 85°C		0.04	1	
			$V_{IN} = 0.6 V$	-40°C to 105°C			2	ì
I <sub>ON</sub>	ON pin input leakage current	V <sub>ON</sub> = 5.5 V, V <sub>BIAS</sub> = 5 V		-40°C to 105°C			0.1	μA
RESISTAN	CE CHARACTERISTICS							
			V <sub>IN</sub> = 5 V	25°C		14	18	
				-40°C to 85°C			20	-
				-40°C to 105°C			24	
			V <sub>IN</sub> = 3.3 V	25°C		13	17	
				-40°C to 85°C			20	-
				-40°C to 105°C			23	
			V <sub>IN</sub> = 2.5 V	25°C		13	17	
				-40°C to 85°C			20	mΩ
				-40°C to 105°C			23	
				25°C		13	17	
R <sub>ON</sub>	ON-state resistance	$I_{OUT} = -200 \text{ mA}, V_{BIAS} = 5 \text{ V}$	V <sub>IN</sub> = 1.8 V	-40°C to 85°C			20	mΩ
				-40°C to 105°C			23	+
				25°C		13	17	
			V <sub>IN</sub> = 1.5 V	-40°C to 85°C			20	mΩ
				-40°C to 105°C			23	
				25°C		13	17	
			V <sub>IN</sub> = 1.2 V	-40°C to 85°C			20	mΩ
				-40°C to 105°C			23	-
				25°C		13	17	
			V <sub>IN</sub> = 0.6 V	-40°C to 85°C			20	
		V <sub>IN</sub> = 3.		-40°C to 105°C			23	+
				-40 C to 105 C			23	Į.



# 7.6 Electrical Characteristics ( $V_{BIAS} = 3.3 \text{ V}$ )

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature  $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 105^{\circ}\text{C}$  and  $V_{\text{BIAS}} = 3.3 \text{ V}$ . Typical values are for  $T_{\text{A}} = 25^{\circ}\text{C}$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS		T <sub>A</sub>	MIN	TYP	MAX	UNIT
POWER SU	JPPLIES AND CURRENTS							
	Vitt			-40°C to 85°C		23	27	
I <sub>Q, VBIAS</sub>	V <sub>BIAS</sub> quiescent current	$I_{OUT} = 0$ , $V_{IN} = V_{ON} = V_{BIAS} = 3.3 \text{ V}$		-40°C to 105°C			27	μA
		V 0VV 0VV 00V		-40°C to 85°C		0.3	0.7	
I <sub>SD, VBIAS</sub>	V <sub>BIAS</sub> shutdown current	$V_{ON} = 0 \text{ V}, V_{OUT} = 0 \text{ V}, V_{BIAS} = 3.3 \text{ V}$		-40°C to 105°C			0.7	μA
			V 00V	-40°C to 85°C		0.1	3	
			$V_{IN} = 3.3 \text{ V}$	-40°C to 105°C			4	
			V 4.0.V	-40°C to 85°C		0.07	2	
	V	V 0VV 0VV 20V	V <sub>IN</sub> = 1.8 V	-40°C to 105°C			3	
I <sub>SD, VIN</sub>	V <sub>IN</sub> shutdown current	$V_{ON} = 0 \text{ V}, V_{OUT} = 0 \text{ V}, V_{BIAS} = 3.3 \text{ V}$		-40°C to 85°C		0.05	1	μA
			V <sub>IN</sub> = 1.2 V	-40°C to 105°C			2	
			V 06V	-40°C to 85°C		0.04	1	
		V	V <sub>IN</sub> = 0.6 V	-40°C to 105°C			2	
I <sub>ON</sub>	ON pin input leakage current	V <sub>ON</sub> = 5.5 V, V <sub>BIAS</sub> = 3.3 V		-40°C to 105°C			0.1	μA
RESISTAN	CE CHARACTERISTICS							
			V <sub>IN</sub> = 3.3 V	25°C		14	18	mΩ
				-40°C to 85°C			20	
				-40°C to 105°C			24	
			V <sub>IN</sub> = 2.5 V	25°C		13	17	mΩ
				-40°C to 85°C			20	
				-40°C to 105°C			23	
			V <sub>IN</sub> = 1.8 V	25°C		13	17	
				-40°C to 85°C			20	mΩ
D	ON-state resistance	$I_{OUT} = -200 \text{ mA}, V_{BIAS} = 3.3 \text{ V}$		-40°C to 105°C			23	
R <sub>ON</sub>	OIV-State resistance	1 <sub>OUT</sub> = -200 IIIA, V <sub>BIAS</sub> = 3.3 V		25°C		13	17	
			$V_{IN} = 1.5 \text{ V}$	-40°C to 85°C			20	mΩ
				-40°C to 105°C			23	
				25°C		13	17	mΩ
			$V_{IN} = 1.2 \text{ V}$	-40°C to 85°C			20	
				-40°C to 105°C			23	
				25°C		13	17	
			V <sub>IN</sub> = 0.6 V	-40°C to 85°C			20	mΩ
				-40°C to 105°C			23	
R <sub>PD</sub>	Output pulldown resistance	$V_{IN} = V_{BIAS} = 3.3 \text{ V}, V_{ON} = 0 \text{ V}, I_{OUT} =$	10 mA	-40°C to 105°C		135	160	Ω



# 7.7 Electrical Characteristics ( $V_{BIAS} = 2.5 \text{ V}$ )

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature  $-40~^{\circ}\text{C} \le T_{A} \le 105~^{\circ}\text{C}$  and  $V_{BIAS} = 2.5~\text{V}$ . Typical values are for  $T_{A} = 25^{\circ}\text{C}$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
POWER SU	UPPLIES AND CURRENTS							
						14	17	
I <sub>Q, VBIAS</sub>	V <sub>BIAS</sub> quiescent current	$I_{OUT} = 0$ , $V_{IN} = V_{ON} = V_{BIAS} = 2.5 \text{ V}$		-40°C to 105°C			17	μA
				-40°C to 85°C		0.2	0.5	
I <sub>SD, VBIAS</sub>	V <sub>BIAS</sub> shutdown current	$V_{ON} = 0 \text{ V}, V_{OUT} = 0 \text{ V}, V_{BIAS} = 2.5 \text{ V}$		-40°C to 105°C			0.5	μA
			\( \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-40°C to 85°C		0.1	3	
			V <sub>IN</sub> = 2.5 V	-40°C to 105°C			4	
			.,	-40°C to 85°C		0.07	2	
	\/ = \  \	V 0VV 0VV 05V	V <sub>IN</sub> = 1.8 V	-40°C to 105°C			3	
I <sub>SD, VIN</sub>	V <sub>IN</sub> shutdown current (per channel)	$V_{ON} = 0 \text{ V}, V_{OUT} = 0 \text{ V}, V_{BIAS} = 2.5 \text{ V}$	.,	-40°C to 85°C		0.05	1	μA
			V <sub>IN</sub> = 1.2 V	-40°C to 105°C			2	
		.,	-40°C to 85°C		0.04	1		
			V <sub>IN</sub> = 0.6 V	-40°C to 105°C			2	
I <sub>ON</sub>	ON pin input leakage current	-40°C to 105°C			0.1	μΑ		
RESISTAN	ICE CHARACTERISTICS							
				25°C		15	19	mΩ
			V <sub>IN</sub> = 2.5 V	-40°C to 85°C			23	
				-40°C to 105°C			26	
				25°C		14	18	
			V <sub>IN</sub> = 1.8 V	-40°C to 85°C			22	
				-40°C to 105°C			25	
				25°C		14	18	
R <sub>ON</sub>	ON-state resistance	$I_{OUT} = -200 \text{ mA}, V_{BIAS} = 2.5 \text{ V}$	V <sub>IN</sub> = 1.5 V	-40°C to 85°C			22	mΩ
				-40°C to 105°C			25	
				25°C		14	18	+
			V <sub>IN</sub> = 1.2 V	-40°C to 85°C			22	
				-40°C to 105°C			25	
				25°C		13	18	
			V <sub>IN</sub> = 0.6 V	-40°C to 85°C			22	
				-40°C to 105°C			25	
R <sub>PD</sub>	Output pulldown resistance	$V_{IN} = V_{BIAS} = 2.5 \text{ V}, V_{ON} = 0 \text{ V}, I_{OUT} =$	10 mA	-40°C to 105°C		135	160	Ω




# 7.8 Switching Characteristics

	PARAMETER	TEST CONDITION	MIN TYP	MAX	UNIT
V <sub>IN</sub> =	V <sub>ON</sub> = V <sub>BIAS</sub> = 5 V, T <sub>A</sub> = 25 °C			,	
t <sub>ON</sub>	Turn-on time	$R_L = 10 \Omega$ , $C_L = 0.1 \mu F$ , $CT = 1000 pF$	646		
t <sub>OFF</sub>	Turn-off time	$R_L = 10 \Omega$ , $C_L = 0.1 \mu F$ , $CT = 1000 pF$	5		
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \Omega$ , $C_L = 0.1 \mu F$ , $CT = 1000 pF$	769		μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \Omega$ , $C_L = 0.1 \mu F$ , $CT = 1000 pF$	2		
$t_D$	ON delay time	$R_L = 10 \Omega$ , $C_L = 0.1 \mu F$ , $CT = 1000 pF$	280		
V <sub>IN</sub> =	0.6 V, V <sub>ON</sub> = V <sub>BIAS</sub> = 5 V, T <sub>A</sub> = 25 °C	•	•	·	
t <sub>ON</sub>	Turn-on time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	303		
t <sub>OFF</sub>	Turn-off time	$R_L = 10 \Omega$ , $C_L = 0.1 \mu F$ , $CT = 1000 pF$	91		
$t_R$	V <sub>OUT</sub> rise time	$R_L = 10 \Omega$ , $C_L = 0.1 \mu F$ , $CT = 1000 pF$	126		μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	7		
$t_D$	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	243		
V <sub>IN</sub> =	$2.5 \text{ V}, \text{ V}_{ON} = 5 \text{ V}, \text{ V}_{BIAS} = 2.5 \text{V}, \text{ T}_{A} = 25$	°C			
t <sub>ON</sub>	Turn-on time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	983		
t <sub>OFF</sub>	Turn-off time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	7		
$t_R$	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	987		μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	2		
$t_D$	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	518		
V <sub>IN</sub> =	0.6 V, V <sub>ON</sub> = 5 V, V <sub>BIAS</sub> = 2.5 V, T <sub>A</sub> = 25	°C			
t <sub>ON</sub>	Turn-on time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	611		
t <sub>OFF</sub>	Turn-off time	$R_L = 10 \Omega$ , $C_L = 0.1 \mu F$ , $CT = 1000 pF$	77		
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	305		μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	7		
t <sub>D</sub>	ON delay time	$R_L = 10 \Omega$ , $C_L = 0.1 \mu F$ , $CT = 1000 pF$	468		


# TEXAS INSTRUMENTS

# 7.9 Typical DC Characteristics






# **Typical DC Characteristics (continued)**






# **Typical DC Characteristics (continued)**






# 7.10 Typical AC Characteristics

 $C_{IN}$  = 1  $\mu$ F,  $C_{L}$  = 0.1  $\mu$ F,  $R_{L}$  = 10  $\Omega$  (unless otherwise specified)




# TEXAS INSTRUMENTS

# **Typical AC Characteristics (continued)**






# **Typical AC Characteristics (continued)**




# TEXAS INSTRUMENTS


# **Typical AC Characteristics (continued)**



# **8 Parameter Measurement Information**



Timing test circuit



(A) Rise and fall times of the control signal is 100ns.

Figure 34. Test Circuit and Timing Waveforms



#### 9 Detailed Description

#### 9.1 Overview


This device is a 5.5 V, 4 A / 6 A, single channel load switch with an adjustable rise time. The device contains an N-channel MOSFET controlled by an on/off GPIO-compatible input. The ON pin must be connected and cannot be left floating. The device is designed to control the turn-on rate and therefore the inrush current. By controlling the inrush current, power supply sag can be reduced during turn on. The slew rate is set by connecting a capacitor from the CT pin to GND.

The slew rate is proportional to the capacitor on the CT pin. Refer to the *Adjustable Rise Time* section to determine the correct CT value for a desired rise time.

The internal circuitry is powered by the VBIAS pin, which supports voltages from 2.5 to 5.5 V. This circuitry includes the charge pump, QOD, and control logic. For these internal blocks to function correctly, a voltage between 2.5 and 5.5 V must be supplied to VBIAS.

When a voltage is supplied to VBIAS and the ON pin goes low, the QOD turns on. This connects VOUT to GND through an on-chip resistor and is not a feature for the TPS22958N. The typical pull-down resistance ( $R_{PD}$ ) is 135 O.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

#### 9.3.1 ON/OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.



#### **Feature Description (continued)**

## 9.3.2 Quick Output Discharge (QOD)

The TPS22958 includes a QOD feature while the TPS22958N does not. When the device is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 135  $\Omega$  and prevents the output from floating while the switch is disabled.

#### 9.3.3 VIN and VBIAS Voltage Range

For optimal  $R_{ON}$  performance, make sure  $V_{IN} \le V_{BIAS}$ . The device will still function if  $V_{IN} > V_{BIAS}$  but will exhibit an  $R_{ON}$  greater than what is listed in the Electrical Characteristics table. See Figure 35 for an example of a typical device.  $R_{ON}$  increases as  $V_{IN}$  exceeds the  $V_{BIAS}$  voltage. For the maximum voltage ratings on the VIN and VBIAS pins, please refer to the Absolute Maximum Ratings table.




Figure 35. Ron vs Vin



#### **Feature Description (continued)**

#### 9.3.4 Adjustable Rise Time

A capacitor from the CT pin to GND sets the slew rate, and it should be rated for 25 V and above. An approximate formula for the relationship between CT and slew rate with  $V_{BIAS} = 5$  V is:

 $SR = 0.146 \times CT + 14.78$ 

#### where

- SR = slew rate (in μs/V)
- CT = the capacitance value on the CT pin (in pF)
- The units for the constant 14.78 is μs/V.
- The units for the constant 0.146 is μs/(VxpF)

(1)

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 1 contains rise time values measured on a typical device.

Table 1. Rise Time Table

CTx (pF)	RISE TIME ( $\mu$ s) 10% - 90%, $C_L$ = 0.1 $\mu$ F, $C_{IN}$ = 1 $\mu$ F, $R_L$ = 10 $\Omega$ , $V_{BIAS}$ = 5 $V$ Typical values at 25°C with a 25- $V$ X7R 10% ceramic capacitor on CT												
,	VIN = 5 V	VIN = 3.3 V	VIN = 1.8 V	VIN = 1.5 V	VIN = 1.2 V	VIN = 0.8 V	VIN = 0.6 V						
0	79	59	41	37	33	26	23						
220	227	158	97	86	74	55	48						
470	397	270	160	139	116	88	72						
1000	769	522	301	258	211	153	126						
2200	1659	1118	640	548	450	315	256						
4700	3445	2314	1315	1128	927	656	528						
10000	7310	4884	2778	2372	1950	1379	1103						

# 9.4 Device Functional Modes

The following table lists the VOUT pin connections for a particular device as determined by the ON pin.

**Table 2. VOUT Functional Table** 

ON (Control Input)	TPS22958	TPS22958N		
L	GND	Open		
Н	VIN	VIN		



# 10 Application and Implementation

#### 10.1 Application Information

#### 10.1.1 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor, a capacitor can be placed between VIN and GND. A 1  $\mu$ F ceramic capacitor, C<sub>IN</sub>, placed close to the pins, is usually sufficient. Higher values of C<sub>IN</sub> can be used to further reduce the voltage drop during high-current application. When switching heavy loads, TI recommends to have an input capacitor about 10× higher than the output capacitor to avoid excessive voltage drop.

# 10.1.2 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, TI recommends a  $C_{IN}$  greater than  $C_L$ . A  $C_L$  greater than  $C_{IN}$  can cause the voltage on VOUT to exceed VIN when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. TI recommends a  $C_{IN}$  to  $C_L$  ratio of 10 to 1 for minimizing  $V_{IN}$  dip caused by inrush currents during startup.

#### 10.1.3 Power Supply Sequencing Without a GPIO Input




Figure 36. Power Supply Sequencing Without a GPIO Input

In many end equipments, there is a need to power up various modules in a pre-determined manner. The TPS22958x can solve the problem of power sequencing without adding any complexity to the overall system. Figure 36 shows the configuration required for powering up two modules in a fixed sequence. The output of the first load switch is tied to the enable of the second load switch, so when Module 1 is powered the second load switch is enabled and Module 2 is powered.



#### 10.2 Typical Application

This application demonstrates how the TPS22958 can be used to power a downstream load with a large capacitance. The example in Figure 37 is powering a 22 µF capacitive output load.




Figure 37. Typical Application Schematic

#### 10.2.1 Design Requirements

For this design example, use the following as the input parameters.

. 45.0 0. 200.5	,
DESIGN PARAMETER	EXAMPLE VALUE
V <sub>IN</sub>	3.3 V
V <sub>BIAS</sub>	5.0 V
Load current	4 A
Output capacitance (C <sub>L</sub> )	22 µF
Allowable inrush current on VOUT	0.33 A

**Table 3. Design Parameters** 

#### 10.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- V<sub>IN</sub> voltage
- V<sub>BIAS</sub> voltage
- Load current
- Allowable inrush current on VOUT due to C<sub>L</sub> capacitor

## 10.2.2.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the  $R_{ON}$  of the device and the load current. The  $R_{ON}$  of the device depends upon the  $V_{IN}$  and  $V_{BIAS}$  conditions of the device. Refer to the  $R_{ON}$  specification of the device in the Electrical Characteristics table. After the  $R_{ON}$  of the device is determined based upon the  $V_{IN}$  and  $V_{BIAS}$  conditions, use Equation 2 to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON}$$

#### where

- ΔV = voltage drop from VIN to VOUT
- I<sub>LOAD</sub> = load current
- R<sub>ON</sub> = On-resistance of the device for a specific V<sub>IN</sub> and V<sub>BIAS</sub> combination

An appropriate I<sub>LOAD</sub> must be chosen such that the I<sub>MAX</sub> specification of the device is not violated.

(2)



#### 10.2.2.2 Inrush Current

To determine how much inrush current will be caused by the C<sub>L</sub> capacitor, use Equation 3.

$$I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt}$$

where

- I<sub>INRUSH</sub> = amount of inrush caused by C<sub>L</sub>
- C<sub>1</sub> = capacitance on VOUT
- dt = time it takes for change in V<sub>OUT</sub> during the ramp up of VOUT when the device is enabled
- dV<sub>OUT</sub> = change in V<sub>OUT</sub> during the ramp up of VOUT when the device is enabled

The device offers adjustable rise time for VOUT and allows the user to control the inrush current during turn-on through the CT pin. The appropriate rise time can be calculated using the design requirements and the inrush current equation (Equation 3).

330 mA = 22 
$$\mu$$
F × 3.3 V / dt (4)

$$dt = 22 \mu F \times 3.3 \text{ V} / 300 \text{mA}$$
 (5)

$$dt = 220 \,\mu s$$
 (6)

To ensure an inrush current of less than 330 mA, choose a CT based on Table 1 or Equation 1 value that will yield a rise time of more than 220 µs. See the oscilloscope captures in the *Application Curves* for an example of how the CT capacitor can be used to reduce inrush current. See Table 1 for correlation between rise times and CT values.

An appropriate  $C_L$  value should be placed on VOUT such that the  $I_{MAX}$  and  $I_{PLS}$  specifications of the device are not violated.

#### 10.2.2.3 Thermal Considerations

The maximum IC junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. To calculate the maximum allowable dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use Equation 7.

$$P_{\text{D(MAX)}} = \frac{T_{\text{J(MAX)}} - T_{\text{A}}}{R_{\text{A,IA}}}$$

where

- P<sub>D(max)</sub> = maximum allowable power dissipation
- T<sub>J(max)</sub> = maximum allowable junction temperature (125°C for the TPS22958)
- T<sub>A</sub> = ambient temperature of the device
- R<sub>eJA</sub> = junction to air thermal impedance. See *Thermal Information*. This parameter is highly dependent upon board layout.

For the DGK package,  $V_{BIAS} = 5 \text{ V}$ , and  $V_{IN} = 3.3 \text{ V}$ , the maximum ambient temperature with a 4 A load can be determined by using the following calculation:

$$P_D = I^2 \times R \tag{8}$$

$$T_{A} = T_{J(MAX)} - R_{\theta JA} \times P_{D} \tag{9}$$

$$T_{A} = T_{J(MAX)} - R_{\theta JA} \times I^{2} \times R \tag{10}$$

$$T_A = 125^{\circ}C - 185.7^{\circ}C/W \times (4 \text{ A})^2 \times 20 \text{ m}\Omega = 65.6^{\circ}C$$
 (11)

Therefore, with the conditions mentioned above, a maximum ambient temperature of 65.6°C is recommended.



For the DGN package,  $V_{BIAS} = 5 \text{ V}$ , and  $V_{IN} = 3.3 \text{ V}$ , the maximum ambient temperature with a 4 A load can be determined by using the following calculation:

$$P_{D} = I^{2} \times R \tag{12}$$

$$T_{A} = T_{J(MAX)} - R_{\theta JA} \times P_{D} \tag{13}$$


$$T_{A} = T_{J(MAX)} - R_{\theta JA} \times I^{2} \times R \tag{14}$$

$$T_A = 125^{\circ}\text{C} - 67.0^{\circ}\text{C/W} \times (4 \text{ A})^2 \times 20 \text{ m}\Omega = 103.6^{\circ}\text{C}$$
 (15)

Therefore, with the conditions mentioned above, a maximum ambient temperature of 103.6°C is recommended.

#### 10.2.3 Application Curves

The three scope captures show the usage of a CT capacitor in conjunction with the device. A higher CT value results in a slower rise and a lower inrush current.





# 11 Power Supply Recommendations

The device is designed to operate from a  $V_{BIAS}$  range of 2.5 to 5.5 V and  $V_{IN}$  range of 0.6 to 5.5 V. The power supply should be well regulated and placed as close to the device terminals as possible. It must be able to withstand all transient and load current steps. In most situations, using the minimum recommended input capacitance of 1 uF is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input. To avoid ringing on the VBIAS pin from a noisy power supply, a bypass capacitance of 0.1  $\mu$ F is recommended.

The requirements for large input capacitance can be mitigated by adding additional capacitance to the CT pin. This will cause the load switch to turn on more slowly. Not only will this reduce transient inrush current, but it will also give the power supply more time to respond to the load current step.


## 12 Layout

## 12.1 Layout Guidelines


- VIN and VOUT traces should be as short and wide as possible to accommodate for high current. When
  connecting the two VIN or VOUT pins together, an equal trace length should be used to avoid an unequal
  distribution of current through each pin.
- Use vias under the exposed thermal pad to connect to the power ground plane for thermal relief during high current operation.
- VIN pins should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1-µF ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device pins as possible.
- VOUT pins should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VIN bypass capacitor of X5R or X7R dielectric rating. This capacitor should be placed as close to the device pins as possible.
- The CT capacitor should be placed as close to the device pins as possible. The typical recommended CT capacitance is a capacitor of X5R or X7R dielectric rating with a rating of 25 V or higher.



# 12.2 Layout Example



**DGN Package** 



**DGK Package** 



# 13 器件和文档支持

#### 13.1 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买链接。

表 4. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS22958	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS22958N	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

#### 13.2 商标

All trademarks are the property of their respective owners.

# 13.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

# 13.4 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

# 14 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22958DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	(ZBUO, ZBUX)	Samples
TPS22958DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	ZBVX	Samples
TPS22958NDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	ZBWX	Samples
TPS22958NDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	ZBXX	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22958DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS22958DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS22958DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS22958NDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS22958NDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Jul-2020




\*All dimensions are nominal

7 til diffictioiono are nominal							
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22958DGKR	VSSOP	DGK	8	2500	346.0	346.0	35.0
TPS22958DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
TPS22958DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS22958NDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
TPS22958NDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0

3 x 3, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# $\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



#### NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.







#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司