











TPS22948

ZHCSKC2A - MARCH 2019 - REVISED OCTOBER 2019

具有反向电流阻断功能的 TPS22948 5.5V、240mA 限流负载开关

1 特性

- 输入工作电压范围 (V_{IN}):
 2.5V 至 5.5V
- 输出电流限制 (I_{LIMIT}):
 240mA (典型值)
- 热关断 (TSD)
- 导通电阻 (R_{ON}): 300mΩ(典型值)
- 慢速开通时序可限制浪涌电流(典型值):
 - 开通时间 (t_{ON}):6.6mV/μs 时为 820us
- 常开的反向电流阻断 (RCB):
 - 导通状态激活电流 (I_{RCB}):-200mA(典型值)
- 故障指示 (FLT)
- 智能 ON 引脚下拉电阻 (R_{PD ON}):
 - ON V_{IH} (I_{ON}): 25nA (最大值)
 - ON V_{IL} (R_{PD.ON}): 500kΩ(典型值)
- 低功耗:
 - 导通状态 (I_O): 50uA (典型值)
 - 关断状态 (I_{SD}): 0.3uA (典型值)

2 应用

- 个人电子产品
- 机顶盒
- HDMI 输出端口
- 笔记本电脑、台式计算机
- 扩展坞

3 说明

TPS22948 器件是一款小型单通道负载开关,能够通过输出电流限制、反向电流阻断和热关断来提供强大的故障情况保护。

开关导通状态由数字输入控制,此输入可与低压控制信号直接连接。首次加电时,此器件使用智能下拉电阻来保持 ON 引脚不悬空,直到系统定序完成。故意将该引脚驱动为高电平 (>VIH) 之后,便会断开智能下拉电阻,以防止不必要的功率损耗。


TPS22948 采用标准 SC-70 封装,工作温度范围为 -40°C 至 125°C。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS22948	SC-70 (6)	2.1mm x 2.0mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

简化原理图






	⊨	自录		
1	特性1		8.2 Functional Block Diagram	
2	应用 1		8.3 Feature Description	
3	说明1		8.4 Device Functional Modes	9
4	修订历史记录 2	9	Application and Implementation	10
5	Pin Configuration and Functions		9.1 Application Information	10
6	Specifications		9.2 Typical Application	10
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	12
	6.2 ESD Ratings	11	Layout	13
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	
	6.4 Thermal Information		11.2 Layout Example	13
	6.5 Electrical Characteristics	12	器件和文档支持	
	6.6 Switching Characteristics		12.1 接收文档更新通知	14
	6.7 Typical Characteristics		12.2 支持资源	14
7	Parameter Measurement Information		12.3 商标	14
•	7.1 Timing Waveform Diagram		12.4 静电放电警告	14
8	Detailed Description		12.5 Glossary	14
_	8.1 Overview	13	机械、封装和可订购信息	14

4 修订历史记录

CI	hanges from Original (March 2019) to Revision A	Pag	e
•	将"预告信息"更改成了"生产数据"		1
•	首次公开发布		1



5 Pin Configuration and Functions



Pin Functions

	PIN	1/0	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	IN	I	Switch input	
2	GND	-	Device ground	
3	ON	1	Active high switch control input. Do not leave floating.	
4	N/C	_	No connect pin, leave floating or GND	
5	FLT	0	pen-drain output, pulled low during thermal shutdown or reverse current-conditions.	
6	OUT	0	Switch output	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{IN}	Maximum Input Voltage Range	-0.3	6	V
V _{OUT}	Maximum Output Voltage Range	-0.3	6	V
V _{ON}	Maximum ON Pin Voltage Range	-0.3	6	V
V _{FLT}	Maximum FLT Pin Voltage	-0.3	6	V
I _{MAX}	Maximum Output Current	Internally Limite	d	А
T_J	Junction temperature	Internally Limite	d	°C
T _{STG}	Storage temperature	-65	150	°C
T _{LEAD}	Maximum Lead Temperature (10 s soldering time)		300	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Flactrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, allpins ⁽¹⁾	±2000	W
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specificationJESD22-C101, all pins (2)	±500	V

¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V _{IN}	Input Voltage Range	2.5		5.5	V
V _{OUT}	Output Voltage Range	0		5.5	V
V _{IH}	ON Pin High Voltage Range	1		5.5	V
V _{IL}	ON Pin Low Voltage Range	0		0.35	V
I _{OUT}	Output Current Range	0		130	mA
C _{OUT} (1)	Output Capacitance		18		nF
T _A	Ambient temperature	-40		125	°C

⁽¹⁾ The recommended output capacitance is the capacitance placed next to the output of the device that will provide optimal hard short performance across different load cable lengths.

6.4 Thermal Information

		TPS22948	
	THERMAL METRIC ⁽¹⁾	DCK (SC-70)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	213.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	148.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	66.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	50.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	66.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less is possible with the necessary precautions. Pins listed may actually have higher performance.



6.5 Electrical Characteristics

Unless otherwise noted, the characteristics in the following table applies at 5 V with a load of C_L = 0.1 μF , R_L = 100 Ω . Typical Values are at 25°C.

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Input Sup	ply (VIN)							
I _{Q, VIN}	VIN Quiescent Current	V _{ON} ≥ V _{IH} , VOUT = Op	V _{ON} ≥ V _{IH} , VOUT = Open			50	85	μA
I _{SD, VIN}	VIN Shutdown Current	V _{ON} ≤ V _{IL} , VOUT = GN	ND	-40°C to 125°C		0.3	5	μΑ
ON-Resis	tance (RON)							
				25°C		300	350	
R _{ON}	ON-State Resistance	$I_{OUT} = -50 \text{ mA}$		-40°C to 85°C			450	mΩ
				-40°C to 125°C			500	
Output Cu	urrent Limit (ILIM)							
I _{LIM}	Output Current Limit			-40°C to 125°C	130	240	350	mA
t _{LIM}	Current Limit Response Time	Output hard short (I _{OU}	_T > I _{LIM})	-40°C to 125°C		2		μs
Reverse C	Current Blocking (RCB)	•						
	Activation Threshold	V _{OUT} Rising; V _{OUT} > V	IN	-40°C to 125°C		60		mV
V_{RCB}	Release Threshold	V _{OUT} Falling; V _{OUT} > V	V _{OUT} Falling; V _{OUT} > V _{IN}			44		mV
t _{RCB}	Response Time	$V_{OUT} = V_{IN} + 1V$		-40°C to 125°C		3		μs
I _{Q, RCB}	RCB Quiescent Current (VIN)	$V_{ON} \le V_{IL}$ $V_{OUT} - V_{IN} = 1V$	$V_{ON} \le V_{IL}$ $V_{OUT} - V_{IN} = 1V$	-40°C to 125°C			15	μΑ
Fault Indi	cation (FLT)	-	<u>, </u>	<u> </u>				
V _{OL, FLT}	Output Low Voltage	I _{FLT} = 1 mA		-40°C to 125°C			0.1	V
t _{DG,FLT}	Fault Delay Time	$V_{ON} \ge V_{IH}$		-40°C to 125°C		10		μs
I _{FLT}	Off State Leakage	V _{ON} ≤ V _{IL}		-40°C to 125°C			25	nA
Enable Pi	n (ON)	•		•				
R _{PD, ON}	Smart Pull Down Resistance	V _{ON} ≤ V _{IL}		-40°C to 85°C		500		kΩ
I _{ON}	ON Pin Leakage	V _{ON} ≥ V _{IH}		-40°C to 125°C			25	nA
Thermal S	Shutdown (TSD)				•			
TOD	The man of Chartelevin	Rising		N/A	130	150	170	°C
TSD	Thermal Shutdown	Falling (Hysteresis)		N/A	100	120	140	°C


6.6 Switching Characteristics

Unless otherwise noted, the typical characteristics in the following table applies at 5 V and 25°C

	• • • • • • • • • • • • • • • • • • • •	•			
	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t _{ON}	Turn ON Time	$C_L = 18 \text{ nF}, R_L = 100 \Omega$	820		μs
t _R	Output Rise Time	$C_L = 18 \text{ nF}, R_L = 100 \Omega$	600		μs
SR _{ON}	Turn ON Slew Rate	$C_L = 18 \text{ nF}, R_L = 100 \Omega$	6.6		mV/μs
t _{OFF}	Turn OFF Time	$C_L = 18 \text{ nF}, R_L = 100 \Omega$	15		μs
t _{FALL}	Output Fall Time	$C_L = 18 \text{ nF}, R_L = 100 \Omega$	6.9		μs










图 3. Hot Short on VOUT with a 3ft Cable

图 4. Reverse Current Blocking Behavior

 $T_A = 25 \, ^{\circ}C$

 $V_{IN} = 5 V$

7 Parameter Measurement Information

7.1 Timing Waveform Diagram




图 5. Timing Waveforms



8 Detailed Description


8.1 Overview

The TPS22948 device is a 5.5-V, 240-mA current limited load switch in a 6-pin SC-70 package. The 300-m Ω P-channel FET is used to switch power from input to output with minimal voltage drop across the device.

The TPS22948 device has a slow slew rate which helps reduce or eliminate power supply droop because of large inrush currents. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, and driver eliminates the need for any external components which reduces solution size and bill of materials (BOM) count.

The TPS22948 load switch also provides protection features such as reverse current blocking, output current limiting and thermal shutdown.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 On and Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold so it can be used in a wide variety of applications. When power is first applied to VIN, a smart pull down is used to keep the ON pin from floating until system sequencing is complete. Once the ON pin is deliberately driven high $(\ge V_{IH})$, the smart pull down is disconnected to prevent unnecessary power loss. See $\frac{1}{8}$ 1 when the ON pin smart pull down is active.



表 1. Smart-ON Pull Down

VON	Pull Down
≤ V _{IL}	Connected
≥ V _{IH}	Disconnected

8.3.2 Fault Indication (FLT)

The FLT pin is an open drain output that acts as a status indication for the device. It is pulled low during thermal shutdown or reverse-current events. The behavior of the FLT pin is shown in 86.

8.3.3 Current Limiting (V_{SC})

The TPS22948 responds to overcurrent conditions by limiting its output current to the ILIM level shown in 图 6.




图 6. TPS22948 Current Limiting Behavior

When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present on the output and the ON pin is toggled high, turning the device on. The output voltage is held near zero potential with respect to ground and the TPS22948 ramps the output current to I_{LIM} . The TPS22948 device will limit the current to I_{LIM} until the overload condition is removed or the internal junction temperature of the device reaches thermal shutdown and the device turns itself off. The device remains off until the junction temperature has lowered by TSD_{HYS} , and the device will turn itself back on. This will cycle until the overload condition is removed.






图 7. Transient Current Limit Waveform

8.3.4 Reverse Current Blocking (RCB)

In a scenario where the device is enabled and VOUT is greater than VIN, there is potential for reverse current to flow through the pass FET or the body diode. When the reverse current threshold is exceeded (about 200 mA), there is a delay time (t_{RCB}) before the switch turns off to stop the current flow. The switch will remain off and block reverse current as long as the reverse voltage condition exists. Once VOUT has dropped below the release voltage threshold (V_{RCB}) the device will turn back on. When the ON pin is pulled low, the device will constantly block reverse current.

8.4 Device Functional Modes

表 2 describes the connection of the VOUT pin depending on the state of the ON pin.

表 2. VOUT Connection

ON	TPS22919 VOUT
L	Open
Н	VIN



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications.

9.2 Typical Application

This typical application demonstrates how the TPS22948 device can be used to power downstream modules.




图 8. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the values listed in 表 3 as the design parameters:

表 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage (V _{IN})	5 V
Load Current / Resistance (R _L)	1 kΩ
Load Capacitance (C _L)	10 μF
Maximum Inrush Current (I _{INRUSH})	100 mA

Although the load capacitance is 10 μ F, this is assumed to be at the end of a cable or closer to the load. An 18nF capacitance close to the output of the device is recommended for optimal performance during short circuit conditions.

9.2.2 Detailed Design Procedure

9.2.2.1 Limiting Inrush Current

Use 公式 1 to find the maximum output capacitance for a given inrush current requirement.

$$C_L = I_{INRUSH} \times t_R \div (0.8 \times V_{IN})$$

where


- C_L = capacitance on VOUT (μF)
- I_{INRUSH} = maximum acceptable inrush current (A)
- t_R = rise time of the TPS22948 (μs)



V_{IN} = input voltage (V)

Based on 公式 1, the maximum output capacitance that limits the inrush current to 100 mA is 12.5 μF. Therefore, the desired 10-μF load capacitance will not exceed the inrush current design requirement during turn on.

9.2.3 Application Curves



VIN = 5 V $CL = 10 \mu F$

A.

图 9. TPS22948 Inrush Current Control with Slow Rise Time



10 Power Supply Recommendations

The device is designed to operate with a VIN range of 2.5 V to 5.5 V. The VIN power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (CIN) of 1 μ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input. A 18nF capacitance close to the output of the device is recommended for optimal performance during short circuit conditions.



11 Layout

11.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

11.2 Layout Example




图 10. Recommended Board Layout



12 器件和文档支持

12.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品 信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.2 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



🗱 ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS22948DCKR	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	1CT
TPS22948DCKR.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1CT

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Dec-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22948DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS22948DCKR	SC70	DCK	6	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Dec-2025




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TPS22948DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
ı	TPS22948DCKR	SC70	DCK	6	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月