



Support & training

TPS1HB35-Q1

ZHCSJZ7B - JUNE 2019 - REVISED FEBRUARY 2023

TPS1HB35-Q1 40V、35mΩ 单通道汽车类智能高边开关

1 特性

Texas

INSTRUMENTS

- 符合面向汽车应用的 AEC-Q100 标准
 - 温度等级 1:-40°C 至 125°C
 - 器件 HBM ESD 分类等级 2
 - 器件 CDM ESD 分类等级 C4B
 - 可承受 40V 负载突降
- 提供功能安全 - 可提供用于功能安全系统设计的文档
- 单通道智能高边开关,具有 35m Ω R_{ON} (T_J = 25°C)
- 可通过可调电流限制提高系统级可靠性 - 电流限制设定点范围为 2A 至 22 A
- 强大的集成输出保护:
 - 集成热保护
 - 接地短路和电池短路保护
 - 反向电池事件保护包括 FET 通过反向电压自动 开启
 - 在失电和接地失效时自动关闭
 - 集成输出钳位对电感负载进行消磁
 - 可配置故障处理
- 可对模拟检测输出进行配置,以精确测量:
 - 负载电流
 - 器件温度
- 通过 SNS 引脚提供故障指示
 - 开路负载和电池短路检测

2 应用

- 汽车显示模块
- ADAS 模块
- 座椅舒适模块
- 变速器控制单元
- HVAC 控制模块
- 车身控制模块
- 白炽灯和 LED 照明

3 说明

TPS1HB35-Q1 器件是一款适用于 12V 汽车系统的智 能高边开关。该器件集成了强大的保护和诊断功能,可 确保即使在汽车系统发生短路等不利事件时也能提供输 出端口保护。该器件通过可靠的电流限制来防止故障, 根据器件型号不同, 电流限制可调范围为 2A 至 22A。 凭借较高的电流限制范围,该器件可用于需要大瞬态电 流的负载,而低电流限制范围可为不需要高峰值电流的 负载提供更好的保护。该器件能够可靠地驱动各种负载 分布。


TPS1HB35-Q1 还能够提供可改进负载诊断的高精度模 拟电流检测。通过向系统 MCU 报告负载电流和器件温 度,该器件可实现预测性维护和负载诊断,从而延长系 统寿命。

TPS1HB35-Q1 采用 HTSSOP 封装, 可减小 PCB 尺 寸。

封進信自

	刘衣旧心	
器件型号 ⁽¹⁾	封装	封装尺寸(标称值)
TPS1HB35-Q1	HTSSOP (16)	5.00 mm x 4.40 mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化原理图





Table of Contents

1	特性	1
	应用	
	说明	
4	Revision History	2
5	Device Comparison Table	3
6	Pin Configuration and Functions	4
	6.1 Recommended Connections for Unused Pins	<mark>5</mark>
7	Specifications	
	7.1 Recommended Operating Conditions	<mark>6</mark>
	7.2 Electrical Characteristics	
	7.3 Absolute Maximum Ratings	
	7.4 ESD Ratings	
	7.5 Thermal Information	
	7.6 SNS Timing Characteristics	10
	7.7 Switching Characteristics	
	7.8 Typical Characteristics	
	Parameter Measurement Information	
9	Detailed Description	
	9.1 Overview	19

9.2 Functional Block Diagram	20
9.3 Feature Description	
9.4 Device Functional Modes	
10 Application and Implementation	
10.1 Application Information	<mark>38</mark>
10.2 Typical Application	
10.3 Typical Application	44
10.4 Power Supply Recommendations	45
10.5 Layout	
11 Device and Documentation Support	47
11.1 Documentation Support	47
11.2 接收文档更新通知	
11.3 支持资源	47
11.4 Trademarks	
11.5 静电放电警告	47
11.6 术语表	
12 Mechanical, Packaging, and Orderable	
Information	

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (October 2020) to Revision B (February 2023)	Page
Removed product preview note from device version C	
Updated device reference in Recommended Connections for Unused Pins section	5
Changes from Revision * (June 2019) to Revision A (October 2020)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式	1

• 将状态从"预告信息"更改为"量产数据".....1



5 Device Comparison Table

DEVICE VERSION	PART NUMBER	CURRENT LIMIT	CURRENT LIMIT RANGE	OVERCURRENT BEHAVIOR
A	TPS1HB35A-Q1	Resistor Programmable	2 A to 10 A	Disable switch immediately
В	TPS1HB35 B- Q1	Resistor Programmable	4.4 A to 22 A	Disable switch immediately
С	TPS1HB35 C -Q1	Resistor Programmable	2.5 A to 6 A	Keep switch on until relative thermal shutdown
F	TPS1HB35 F- Q1	Internally set	34 A	Disable switch immediately



6 Pin Configuration and Functions




图 6-1. PWP Package 16-Pin HTSSOP Top View

表 6-1. Pin Functions

P	NIN					
NAME	VERSION A/BC	VERSION F	I/O	DESCRIPTION		
GND	1	1	_	Device ground		
SNS	2	2	0	Sense output		
LATCH	3	3	I	Sets fault handling behavior (latched or auto-retry)		
EN	4	4	I	Control input, active high		
ILIM	5	-	0	Connect resistor to set current-limit threshold		
FLT	-	5	0	Open drain output with pulldown to signal fault.		
VOUT	6 - 8	6 - 8	0	Channel output		
NC	9 - 13, 15	9 - 13, 15	I	No Connect, leave floating		
SEL1	14	14	I	Diagnostics select. No functionality on device version F; connect to IC GND through R_{PROT} resistor		
DIA_EN	16	16	I	Diagnostic enable, active high		
VBB	Exposed pad	Exposed pad	I	Power supply input		



6.1 Recommended Connections for Unused Pins

The TPS1HB35-Q1 is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins can be considered as optional.

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
SNS	Ground through 1-k Ω resistor	Analog sense is not available.
LATCH	Float or ground through R _{PROT} resistor	With LATCH unused, the device auto-retries after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.
ILIM (Version A/B)	Float	If the ILIM pin is left floating, the device is set to the default internal current- limit threshold.
FAULT (Version F)	Float	Open drain FAULT signal is not able to be used
SEL1 Ground through RPRC		SEL1 selects the TJ sensing feature. With SEL1 unused, only current sensing and open load detection are available. If unused, must be grounded through a resistor to engage FET turn-on during reverse battery.
DIA_EN	Float or ground through R _{PROT} resistor	With DIA_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.

表 6-2. Connections For Optional Pins



7 Specifications

7.1 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _{BB}	Nominal supply voltage ⁽¹⁾	6	18	V
V _{BB}	Extended lower supply voltage	3	6	V
V _{BB}	Extended higher supply voltage ⁽⁽²⁾⁾	18	28	V
V _{EN}	Enable voltage	- 1	5.5	V
V _{LATCH}	LATCH voltage	- 1	5.5	V
V _{DIA_EN}	Diagnostic Enable voltage	- 1	5.5	V
V _{SEL1}	Select voltage	- 1	5.5	V
V _{SNS}	Sense voltage	- 1	7	V

(1) All operating voltage conditions are measured with respect to device GND

(2) All parameters specified are still valid, short circuit protection valide to value specified by V_{SC} parameter

7.2 Electrical Characteristics

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	TAGE AND CURRENT	· · · · · · · · · · · · · · · · · · ·			I	
V _{DSCLAMP}	V _{DS} clamp voltage		40		46	V
VBBCLAMP	V _{BB} clamp voltage		58		76	V
V _{UVLOF}	V _{BB} undervoltage lockout falling	Measured with respect to the GND pin of the device	2.0		3	V
V _{UVLOR}	V _{BB} undervoltage lockout rising	Measured with respect to the GND pin of the device	2.2		3	V
I	Standby current (total	V _{BB} = 13.5 V, T _J = 25°C V _{EN} = V _{DIA_EN} = 0 V, V _{OUT} = 0 V			0.1	μA
I _{SB}	device leakage including MOSFET channel)	V _{BB} = 13.5 V, T _J = 85°C, V _{EN} = V _{DIA_EN} = 0 V, V _{OUT} = 0 V			0.5	μA
IL _{NOM}	Continuous load current	T _{AMB} = 70°C		5		А
I	Output leakage current	V _{BB} = 13.5 V, T _J = 25°C V _{EN} = V _{DIA_EN} = 0 V, V _{OUT} = 0 V		0.01	0.5	μA
OUT(standby)	Output leakage current	V _{BB} = 13.5 V, T _J = 125°C V _{EN} = V _{DIA_EN} = 0 V, V _{OUT} = 0 V			1.5	μA
I _{DIA}	Current consumption in diagnostic mode	V _{BB} = 13.5 V, I _{SNS} = 0 mA V _{EN} = 0 V, V _{DIA_EN} = 5 V, V _{OUT} = 0V		3	6	mA
l _Q	Quiescent current	V _{BB} = 13.5 V V _{ENx} = V _{DIA_EN} = 5 V, I _{OUT} = 0 A		3	6	mA
t _{STBY}	Standby mode delay time	$V_{EN} = V_{DIA_{EN}} = 0 V$ to standby	12	17	22	ms
RON CHAR	ACTERISTICS					
	On-resistance	$\rm T_J = 25^{\circ}C, 6 V \leqslant V_{BB} \leqslant 28 V$		35		mΩ
R _{ON}	(Includes MOSFET and	T_J = 150°C, 6 V \leqslant V_{BB} \leqslant 28 V			70	$\mathbf{m}\Omega$
	package)	$\rm T_J = 25^{\circ}C, ~ 3~V \leqslant V_{BB} \leqslant 6~V$			1.5 6 22 70 55	mΩ
D	On-resistance during	$\rm T_J$ = 25°C, -18 V $\leqslant \rm V_{BB} \leqslant$ -8 V		35		mΩ
R _{ON(REV)}	reverse polarity	T_J = 105°C, -18 V \leqslant V_{BB} \leqslant -8 V			70	mΩ
CURRENT	SENSE CHARACTERISTIC	S S				
K _{SNS}	Current sense ratio	I _{OUT} = 1 A		2000		



7.2 Electrical Characteristics (continued)

 V_{BB} = 6 V to 18 V, T_J = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
					1.5		mA
			I _{OUT} = 3 A	- 5	1.5 0.5 0.15 0.05 0.025 0.0095 0.0095 0.12 0.85 1.52 1.96 2.25 0.0112	5	%
					0.5		mA
		I _{OUT} = 1 A	$I_{OUT} = 1 A$	- 5		5	%
			I _{OUT} = 300 mA		0.15		mA
I _{SNSI}	Current sense current	$V_{EN} = V_{DIA_{EN}} = 5 V,$	1 _{OUT} – 300 IIIA	-6		6	%
SNSI	and accuracy	$V_{SEL1} = 0 \overline{V}$	I _{OUT} = 100 mA		0.05		mA
			100T - 100 IIIX	-8.2		8.2	%
			I _{OUT} = 50 mA		0.025		mA
				-13		13	%
			I _{OUT} = 20 mA		0.0095		mA
				-40		5 5 6 8.2	%
TJ SENSE	CHARACTERISTICS						
lovoz	T		T _J = -40°C	0.01	0.12	0.38	mA
			T _J = 25°C	0.72	0.85	0.98	mA
I _{SNST}	Temperature sense current	V _{DIA_EN} = 5 V, V _{SEL1} = 5 V	T _J = 85°C	1.25	1.52	5 5 6 8.2 13 35 0.38 0.38 0.98 1.79 2.31 2.70 5.3 1 2.70 5.3 1 8 18 18 18	mA
			T _J = 125°C	1.61	1.96	2.31	mA
			T _J = 150°C	1.80	2.25	5 5 6 8.2 13 35 0.38 0.38 0.98 1.79 2.31 2.70 5.3 1 2.70	mA
dl _{SNST} /dT	Coefficient				0.0112		mA/°C
SNS CHAF	RACTERISTICS						
I _{SNSFH}	I _{SNS} fault high-level	$V_{\text{DIA}_{\text{EN}}} = 5 \text{ V}, \text{ V}_{\text{SEL1}} = 0 \text{ V}$	V	4	4.5	5.3	mA
I _{SNSleak}	I _{SNS} leakage	V _{DIA_EN} = 0 V				1	μΑ
CURRENT	LIMIT CHARACTERISTIC	S					
		Version A				18	V
V _{SC}	Short Circuit Maximum	Version B				18	V
v sc	Supply Voltage	Version C				18	V
		Version F				18	V
			R _{ILIM} = 8.25 k Ω		13		А
	Current Limit Maximum	Device Version C, T _J =	R _{ILIM} = 10 k Ω		12.5		А
I _{CL,max}		-40°C to 150°C	R _{ILIM} = 15 k Ω		11.5		А
			R _{ILIM} = 25 k Ω		9		А



7.2 Electrical Characteristics (continued)

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
		Device Version C, T, =	R _{ILIM} = GND, open, or out of range		14		А
		-40°C to 150°C	R _{ILIM} = 8.25 k Ω	4.4	6	8.4	А
			R _{ILIM} = 25 k Ω	1.52	2.5	3.48	А
		Device Version A, T _J =	R _{ILIM} = GND, open, or out of range		14		А
		-40°C to 150°C	R _{ILIM} = 5 k Ω	8.2	10	8.4	А
CL	Current Limit Threshold		R _{ILIM} = 25 k Ω	1.25	2	2.66	А
		Device Version B, T ₁ =	R _{ILIM} = GND, open, or out of range		33.3		А
		-40°C to 150°C	R _{ILIM} = 5 k Ω	18.24	22	27.9	А
			R _{ILIM} = 25 k Ω	3.15	4.4	5.65	А
		Device Version F	T _J = 25°C	30.6	34	40.8	А
		Device version F	T _J = 150°C	23.8	26.5	31.8	А
	Current Limit Datia	Version A/C			50		A * k Ω
K _{CL}	Current Limit Ratio	Version B			110		Α * k Ω
FAULT CH	ARACTERISTICS						
V _{OL}	Open-load (OL) detection voltage	V _{EN} = 0 V, V _{DIA_EN} = 5 V,	V _{SEL1} = 0 V	2	3	4	V
OL1	OL and STB indication- time from EN falling	V _{EN} = 5 V to 0 V, V _{DIA_EN} I _{OUT} = 0 mA, V _{OUT} = 4 V	_I = 5 V, V _{SEL1} = 0 V	300	500	700	μs
OL2	OL and STB indication- time from DIA_EN rising	V _{EN} = 0 V, V _{DIA_EN} = 0 V I _{OUT} = 0 mA, V _{OUT} = 4 V	to 5 V, V _{SEL1} = 0 V	2	20	50	μs
t _{OL3}	OL and STB indication- time from VOUT rising	V _{EN} = 0 V, V _{DIA_EN} = 5 V, I _{OUT} = 0 mA, V _{OUT} = 0 V	V _{SEL1} = 0 V to 4 V	2	20	50	μs
T _{ABS}	Thermal shutdown			150			°C
T _{REL}	Relative thermal shutdown				60		°C
T _{HYS}	Thermal shutdown hysteresis			20	25	30	°C
t _{FAULT}	Fault shutdown indication-time	V _{DIA_EN} = 5 V Time between switch shu I _{SNSFH}	utdown and I _{SNS} settling at			50	μs
RETRY	Retry time	Time from fault shutdowr (thermal shutdown or cu		1	2	3	ms
EN PIN CH	ARACTERISTICS						
V _{IL, EN}	Input voltage low-level	No GND network diode				0.8	V
V _{IH, EN}	Input voltage high-level	No GND network diode		2.0			V
VIHYS, EN	Input voltage hysteresis				350		mV
R _{EN}	Internal pulldown resistor			0.5	1	2	MΩ
IL, EN	Input current low-level	V _{EN} = 0.8 V			0.8		μA
IH, EN	Input current high-level	V _{EN} = 5 V			5.0		μA
DIA_EN PII	N CHARACTERISTICS						
VIL, DIA_EN	Input voltage low-level	No GND network diode				0.8	V
V _{IH, DIA_EN}	Input voltage high-level	No GND network diode		2.0			V
V _{IHYS,} DIA_EN	Input voltage hysteresis				350		mV



7.2 Electrical Characteristics (continued)

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{DIA_EN}	Internal pulldown resistor		0.5	1	2	MΩ
I _{IL, DIA_EN}	Input current low-level	$V_{DIA_{EN}} = 0.8 V$		0.8		μA
I _{IH, DIA_EN}	Input current high-level	V _{DIA_EN} = 5 V		5.0		μA
SEL1 PIN C	HARACTERISTICS		·			
VIL, SEL1	Input voltage low-level	No GND network diode			0.8	V
VIH, SEL1	Input voltage high-level	No GND network diode	2.0			V
VIHYS, SEL1	Input voltage hysteresis			350		mV
R _{SEL1}	Internal pulldown resistor		0.5	1	2	MΩ
IIL, SEL1	Input current low-level	V _{SEL1} = 0.8 V		0.8		μA
I _{IH, SEL1}	Input current high-level	V _{SEL1} = 5 V		5.0		μA
LATCH PIN	CHARACTERISTICS					
VIL, LATCH	Input voltage low-level	No GND network diode			0.8	V
VIH, LATCH	Input voltage high-level	No GND network diode	2.0			V
V _{IHYS,} latch	Input voltage hysteresis			350		mV
R _{LATCH}	Internal pulldown resistor		0.5	1	2	MΩ
IIL, LATCH	Input current low-level	V _{LATCH} = 0.8 V		0.8		μA
I _{IH, LATCH}	Input current high-level	V _{LATCH} = 5 V		5.0		μA

7.3 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Maximum continuous supply voltage, V _{BB}			36	V
Load dump voltage, V _{LD}	ISO16750-2:2010(E)		40	V
Reverse battery voltage, V_{Rev} , t \leqslant 3 minutes		- 18		V
Enable pin voltage, V _{EN}		- 1	7	V
LATCH pin voltage, V _{LATCH}		- 1	7	V
Diagnostic Enable pin voltage, V _{DIA_EN}			7	V
Sense pin voltage, V _{SNS}		- 1	18	V
Select pin voltage, V _{SEL1}		- 1	7	V
Reverse ground current, I _{GND}	V _{BB} < 0 V		- 50	mA
Energy dissipation during turnoff, E _{TOFF}	Single pulse, L _{OUT} = 5 mH, T _{J,start} = 125°C		26 ⁽²⁾	mJ
Energy dissipation during turnoff, E _{TOFF}	Repetitive pulse, L _{OUT} = 5 mH, T _{J,start} = 125°C		12 ⁽²⁾	mJ
Maximum junction temperature, T _J			150	°C
Storage temperature, T _{stg}		- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) For further details, see the section regarding switch-off of an inductive load.



7.4 ESD Ratings

	Electrostatic Human-body model (HBM), per AEC Q100-002 ⁽¹⁾		All pins except VBB and VOUT	±2000	
V _(ESD)	V _(ESD) discharge		VBB and VOUT	±4000	V
		Charged-device model (CDM), per AEC Q100-011	All pins	±750	

(1) AEC-Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specifications.

7.5 Thermal Information

		TPS1HB35-Q1	
	THERMAL METRIC ⁽¹⁾ ⁽²⁾	PWP (HTSSOP)	UNIT
		16 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	36.0	°C/W
R _{0 JC(top)}	Junction-to-case (top) thermal resistance	34.0	°C/W
R _{0 JB}	Junction-to-board thermal resistance	12.2	°C/W
ΨJT	Junction-to-top characterization parameter	4.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	12.3	°C/W
R _{0 JC(bot)}	Junction-to-case (bottom) thermal resistance	2.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

7.6 SNS Timing Characteristics

 V_{BB} = 6 V to 18 V, T_J = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMIN	IG - CURRENT SENSE				I	
SNSION1	Settling time from rising edge of DIA_EN	$\label{eq:VEN} \begin{array}{l} V_{EN}$ = 5 V, V_{DIA_EN} = 0 V to 5 V \\ R_{SNS} = 1 k Ω , R_L \leqslant 5 Ω			40	μs
SNSION2	Settling time from rising edge of EN and DIA_EN				200	μs
SNSION3	Settling time from rising edge of EN	$\label{eq:VEN} \begin{split} V_{\text{EN}} &= 0 \text{ V to 5 V, } V_{\text{DIA_EN}} = 5 \text{ V} \\ R_{\text{SNS}} &= 1 \text{ k}\Omega , R_{\text{L}} \leqslant 5 \Omega \end{split}$			165	μs
SNSIOFF1	Settling time from falling edge of DIA_EN	$\label{eq:VEN} \begin{split} V_{EN} &= 5 \text{ V}, V_{DIA_EN} = 5 V \text{ to } 0 V \\ R_{SNS} &= 1 \Omega, R_L \leqslant 5 \Omega \end{split}$			20	μs
SETTLEH	Settling time from rising edge of load step	V_{EN} = 5 V, V_{DIA_EN} = 5 V R _{SNS} = 1 k Ω , I _{OUT} = 1 A to 5 A			20	μs
SETTLEL	Settling time from falling edge of load step	$V_{EN} = 5 V$, $V_{DIA_{EN}} = 5 V$ $R_{SNS} = 1 k \Omega$, $I_{OUT} = 5 A$ to 1 A			20	μs
SNS TIMIN	IG - TEMPERATURE SENSE					
SNSTON1	Settling time from rising edge of DIA_EN	V_{EN} = 5 V, $V_{DIA_{EN}}$ = 0 V to 5 V R _{SNS} = 1 k Ω			40	μs
SNSTON2	Settling time from rising edge of DIA_EN	$V_{EN} = 0 \text{ V}, V_{DIA_{EN}} = 0 \text{ V} \text{ to } 5 \text{ V}$ $R_{SNS} = 1 \text{ k} \Omega$			70	μs
SNSTOFF	Settling time from falling edge of DIA_EN	V_{EN} = X, V_{DIA_EN} = 5 V to 0 V R _{SNS} = 1 k Ω			20	μs
SNS TIMIN	IG - MULTIPLEXER				I	



V_{BB} = 6 V to 18 V, T_{J} = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tenne	Settling time from temperature sense to current sense	$ \begin{aligned} & V_{EN} = 5 \; V, \; V_{DIA_EN} = 5 \; V \\ & V_{SEL1} = 5 \; V \; to \; 0 \; V \\ & R_{SNS} = 1 \; k \; \Omega, \; R_{L} \leqslant 5 \; \Omega \end{aligned} $			60	μs
t _{MUX}	Settling time from current sense to temperature sense	$ \begin{aligned} & V_{EN} = 5 \; V, \; V_{DIA_EN} = 5 \; V \\ & V_{SEL1} = 0 \; V \; to \; 5 \; V \\ & R_{SNS} = 1 \; k \; \Omega, \; R_{L} \leqslant 5 \; \Omega \end{aligned} $			60	μs


7.7 Switching Characteristics

V _{BB} = 13.5 V, T _J =	- 40°C to +150°C	(unless otherwise noted)
--	------------------	--------------------------


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DR}	Turnon delay time (from Active)	V_{BB} = 13.5 V, $R_L \leqslant$ 5 Ω 50% EN rising to 10% V_{OUT} rising	20	60	100	μs
t _{DF}	Turnoff delay time	V_{BB} = 13.5 V, $R_L \leqslant$ 5 Ω 50% EN falling to 90% V_{OUT} Falling	20	60	100	μs
SR _R	VOUT rising slew rate	V_{BB} = 13.5 V, 20% to 80% of V_{OUT} rising, $R_L \leqslant 5 \ \Omega$	0.1	0.4	0.7	V/µs
SR _F	VOUT falling slew rate	V_{BB} = 13.5 V, 80% to 20% of V_{OUT} falling, $R_L \leqslant 5 \ \Omega$	0.1	0.4	0.7	V/µs
t _{ON}	Turnon time (active)	V_{BB} = 13.5 V, $R_L \leqslant$ 5 $_{\Omega}$, 50% EN rising to 80% V_{OUT} rising	39	94	235	μs
t _{OFF}	Turnoff time	V_{BB} = 13.5 V, $R_L \leqslant 5 ~ \Omega$, 50% EN falling to 20% V_{OUT} falling	39	94	235	μs
$^{\Delta}$ pwm	PWM accuracy - average load current	200-µs enable pulse, V _S = 13.5 V, R _L = 5 Ω	- 25	0	25	%
t _{ON} - t _{OFF}	Turnon and turnoff matching	200-µs enable pulse, $R_L \leqslant 5 \Omega$	- 85	0	85	μs
E _{ON}	Switching energy losses during turnon	V_{BB} = 13.5 V, $R_L \leqslant 5 \Omega$		0.7		mJ
E _{OFF}	Switching energy losses during turnoff	V_{BB} = 13.5 V, $R_L \leqslant 5 \Omega$		0.7		mJ




7.8 Typical Characteristics























8 Parameter Measurement Information







图 8-1. Parameter Definitions



Rise and fall time of V_{EN} is 100 ns.







Rise and fall times of control signals are 100 ns. Control signals include: EN, DIA_EN.

图 8-3. SNS Timing Characteristics Definitions



9 Detailed Description

9.1 Overview

The TPS1HB35-Q1 device is a single-channel smart high-side switch intended for use with 12-V automotive batteries. Many protection and diagnostic features are integrated in the device.

Diagnostics features include the analog SNS output that is capable of providing a signal that is proportional to load current or device temperature. The high-accuracy load current sense allows for diagnostics of complex loads.

This device includes protection through thermal shutdown, current limiting, transient withstand, and reverse battery operation. For more details on the protection features, refer to the *Feature Description* and *Application Information* sections of the document.

The TPS1HB35-Q1 is one device in a family of TI high side switches. For each device, the part number indicates elements of the device behavior. [3] 9-1 gives an example of the device nomenclature.





图 9-1. Naming Convention



9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Protection Mechanisms

The TPS1HB35-Q1 is designed to operate in the automotive environment. The protection mechanisms allow the device to be robust against many system-level events such as load dump, reverse battery, short-to-ground, and more.

There are two protection features which, if triggered, will cause the switch to automatically disable:

- Thermal Shutdown
- Current Limit

When any of these protections are triggered, the device will enter the FAULT state. In the FAULT state, the fault indication will be available on the SNS pin (see the *Diagnostic Mechanisms* section of the data sheet for more details).

The switch is no longer held off and the fault indication is reset when all of the below conditions are met:

- LATCH pin is low
- t_{RETRY} has expired

20 Submit Document Feedback



• All faults are cleared (thermal shutdown, current limit)

9.3.1.1 Thermal Shutdown

The TPS1HB35-Q1 includes a temperature sensor on the power FET and also within the controller portion of the device. There are two cases that the device will consider to be a thermal shutdown fault:

- T_{J,FET} > T_{ABS}
- $(T_{J,FET} T_{J,controller}) > T_{REL}$

After the fault is detected, the switch will turn off. If $T_{J,FET}$ passes T_{ABS} , the fault is cleared when the switch temperature decreases by the hysteresis value, T_{HYS} . If instead the T_{REL} threshold is exceeded, the fault is cleared after T_{RETRY} passes.

9.3.1.2 Current Limit

When I_{OUT} reaches the current limit threshold, I_{CL} , the channel will switch off immediately. The I_{CL} value will vary with slew rate and a fast current increase that occurs during a powered-on short circuit can temporarily go above the specified I_{CL} value. In the case that the device remains enabled and limits I_{OUT} , the thermal shutdown protection feature can be triggered due to the high amount of power dissipation in the device. When the switch is in the FAULT state, it will output an output current I_{SNSFH} on the SNS pin . In addition, fault indication will occur when the switch is actively limiting current (applicable to version C).

During a short-circuit event, the device will hit the I_{CL} value that is listed in the Electrical Characteristics table (for the given device version and R_{ILIM}) and then turn the output off or regulate the output current to protect the device. The device will register a short-circuit event when the output current exceeds I_{CL} , however, the measured maximum current can exceed the I_{CL} value due to the TPS1HB35-Q1 deglitch filter and turn-off time. This deglitch time is defined at 3 µs, so use the test setup described in the *AEC-Q100-012 Short Circuit Reliability* section, and take 3 µs before the peak value as the I_{CL} . The device is assured to protect itself during a short-circuit event over the nominal supple voltage range (as defined in the Electrical Characteristics table) at 125°C.

The current threshold is defined for version C is different than version A or B. For version C, the current through the device continues to flow until the device hits relative thermal shutdown (T_{REL}). For different V_{BB} s the slope of the current will change. Therefore, the intersection point of where each of the slopes for the different V_{BB} values is determined as the current threshold, I_{LIM} , as shown in \mathbb{R} 9-2. This behavior allows for the TPS1HB35**C**-Q1 to be able to charge up a 270-µF capacitor without shutting off due to hitting the current limit as versions A and B would.




图 9-2. Version C Current Threshold Definition



(1)

9.3.1.2.1 Current Limit Foldback

Version B of the TPS1HB35-Q1 implements a current limit foldback feature that is designed to protect the device in the case of a long-term fault condition. If the device undergoes fault shutdown events (either of thermal shutdown or current limit) seven consecutive times, the current limit will be reduced to half of the original value. The device will revert back to the original current limit threshold if either of the following occurs:

- The device goes to standby mode.
- The switch turns on and turns off without any fault occurring.

Version A and C do not implement the current limit foldback due to the lower current limit causing less harm during repetitive long-term faults.

9.3.1.2.2 Programmable Current Limit

All versions of the TPS1HB35-Q1 include an adjustable current limit. Some applications (for example, incandescent bulbs) will require a high current limit while other applications can benefit from a lower current limit threshold. In general, wherever possible a lower current limit is recommended due to allowing system advantages through:

- Reduced size and cost in current carrying components such as PCB traces and module connectors
- Less disturbance at the power supply (V_{BB} pin) during a short-circuit event
- · Improved protection of the downstream load

To set the current limit threshold, connect a resistor from I_{LIM} to V_{BB} . The current limit threshold is determined by Equation 1 (R_{ILIM} in k Ω):

$$I_{CL} = K_{CL} / R_{ILIM}$$

The R_{ILIM} range is between 5 k Ω and 25 k Ω . An R_{ILIM} resistor is required, however in the fault case where the pin is floating, grounded, or outside of this range the current limit will default to an internal level that is defined in the *Specifications* section of this document. If R_{ILIM} is out of this range, the device cannot assure complete short-circuit protection.

Capacitance on the I_{LIM} pin can cause I_{LIM} to go out of range during short-circuit events. For accurate current limiting, place R_{ILIM} near to the device with short traces to ensure < 5-pF capacitance to GND on the I_{LIM} pin.

备注

9.3.1.2.3 Undervoltage Lockout (UVLO)

The device monitors the supply voltage V_{BB} to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to V_{UVLOF} , the output stage is shut down automatically. When the supply rises up to V_{UVLOR} , the device turns back on.

During an initial ramp of V_{BB} from 0 V at a ramp rate slower than 1 V/ms, V_{EN} pin will have to be held low until V_{BB} is above UVLO threshold (with respect to board ground) and the supply voltage to the device has reliably reached above the UVLO condition. For best operation, ensure that V_{BB} has risen above UVLO before setting the V_{EN} pin to high.

9.3.1.2.4 V_{BB} During Short-to-Ground

When V_{OUT} is shorted to ground, the module power supply (V_{BB}) can have a transient decrease. This decrease is caused by the sudden increase in current flowing through the wiring harness cables. To achieve ideal system behavior, TI recommends that the module maintain $V_{BB} > 3 V$ (above the maximum V_{UVLOF}) during V_{OUT} shortto-ground. This maintenance is typically accomplished by placing bulk capacitance on the power supply node.



9.3.1.3 Voltage Transients

The TPS1HB35-Q1 device contains two types of voltage clamps which protect the FET against system-level voltage transients. The two different clamps are shown in [8] 9-3.

The clamp from V_{BB} to GND is primarily used to protect the controller from positive transients on the supply line (for example, ISO7637-2). The clamp from V_{BB} to V_{OUT} is primarily used to limit the voltage across the FET when switching off an inductive load. If the voltage potential from V_{BB} to GND exceeds the V_{BB} clamp level, the clamp will allow current to flow through the device from V_{BB} to GND (path 2). If the voltage potential from V_{BB} to V_{OUT} exceeds the clamping voltage, the power FET will allow current to flow from V_{BB} to V_{OUT} (path 3). Additional capacitance from V_{BB} to GND can increase the reliability of the system during ISO 7637 pulse 2-A testing.




图 9-3. Current Path During Supply Voltage Transient

9.3.1.3.1 Load Dump

The TPS1HB35-Q1 device is tested according to ISO 16750-2:2010(E) suppressed load dump pulse. The device supports up to 40-V load dump transient and will maintain normal operation during the load dump pulse. If the switch is enabled, it will stay enabled and if the switch is disabled, it will stay disabled.

9.3.1.3.2 Driving Inductive Loads

When switching off an inductive load, the inductor can impose a negative voltage on the output of the switch. The TPS1HB35-Q1 includes a voltage clamp to limit voltage across the FET. The maximum acceptable load inductance is a function of the device robustness.




图 9-4. TPS1HB35-Q1 Inductive Discharge (5 mH)

For more information on driving inductive loads, refer to TI's *How To Drive Inductive, Capacitive, and Lighting Loads With Smart High Side Switches* application report.

9.3.1.4 Reverse Battery

In the reverse battery condition, the switch will automatically be enabled regardless of the state of EN to prevent excess power dissipation inside the MOSFET body diode. In many applications (for example, resistive loads), the full load current can be present during reverse battery. In order to activate the automatic switch on feature, SEL must have a path to ground from either from the MCU or it needs to be tied to ground through R_{PROT} if unused.

There are two options for blocking reverse current in the system. The first option is to place a blocking device (FET or diode) in series with the battery supply, blocking all current paths. The second option is to place a blocking diode in series with the GND node of the high-side switch. This method will protect the controller portion of the switch (path 2), but it will not prevent current from flowing through the load (path 3). The diode used for the second option can be shared amongst multiple high-side switches.

Path 1 shown in $\boxed{8}$ 9-5 is blocked inside of the device.






图 9-5. Current Path During Reverse Battery

For more information on reverse battery protection, refer to TI's *Reverse Battery Protection for High Side Switches* application note.

9.3.1.5 Current Limit Behavior

9.3.1.6 Fault Event – Timing Diagrams

备注

All timing diagrams assume that the SEL1 pin is low.

The LATCH, DIA_EN, and EN pins are controlled by the user. The timing diagrams represent a possible use-case.

8 9-6 shows the immediate current limit switch off behavior. The diagram also illustrates the retry behavior. As shown, the switch will remain latched off until the LATCH pin is low.






图 9-6. Current Limit - Version A and B - Latched Behavior



3 9-7 shows the immediate current limit switch off behavior. In this example, LATCH is tied to GND; hence, the switch will retry after the fault is cleared and t_{RETRY} has expired.




图 9-7. Current Limit - Version A and B - LATCH = 0

图 9-8 shows the active current behavior of version C. In version C, the switch will not shutdown until thermal shutdown is reached.






图 9-8. Current Limit - Version C - Latched Behavior

图 9-9 shows the active current behavior of version C. The switch will not shutdown until thermal shutdown is tripped. In this example, LATCH is tied to GND.






图 9-9. Current Limit - Version C - LATCH = 0

When the switch retries after a shutdown event, the SNS fault indication will remain until V_{OUT} has risen to V_{BB} - 1.8 V. After V_{OUT} has risen, the SNS fault indication is reset and current sensing is available. If there is a short-to-ground and V_{OUT} is not able to rise, the SNS fault indication will remain indefinitely. 😤 9-10 illustrates auto-retry behavior and provides a zoomed-in view of the fault indication during retry.

备注

 $\boxed{8}$ 9-10 assumes that t_{RETRY} has expired by the time that T_J reaches the hysteresis threshold.

LATCH = 0 V and DIA_EN = 5 V






图 9-10. Fault Indication During Retry

9.3.2 Diagnostic Mechanisms

9.3.2.1 VOUT Short-to-Battery and Open-Load

The TPS1HB35-Q1 is capable of detecting short-to-battery and open-load events regardless of whether the switch is turned on or off, however the two conditions use different methods.


9.3.2.1.1 Detection With Switch Enabled

When the switch is enabled, the VOUT short-to-battery and open-load conditions can be detected by the current sense feature. In both cases, the load current will be measured through the SNS pin as below the expected value.

9.3.2.1.2 Detection With Switch Disabled

While the switch is disabled, if DIA_EN is high, an internal comparator will detect the condition of V_{OUT} . If the load is disconnected (open load condition) or there is a short to battery the V_{OUT} voltage will be higher than the open load threshold ($V_{OL,off}$) and a fault is indicated on the SNS pin. An internal pull-up of 1 M Ω is in series with an internal MOSFET switch, so no external component is required if a completely open load must be detected. However, if there is significant leakage or other current draw even when the load is disconnected, a lower value pull-up resistor and switch can be added externally to set the V_{OUT} voltage above the $V_{OL,off}$ during open load conditions.





This figure assumes that the device ground and the load ground are at the same potential. In a real system, there can be a ground shift voltage of 1 V to 2 V.

图 9-11. Short to Battery and Open Load Detection

The detection circuitry is only enabled when DIA_EN = HIGH and EN = LOW. If $V_{OUT} > V_{OL}$, the SNS pin will go to the fault level, but if $V_{OUT} < V_{OL}$ there will be no fault indication. The fault indication will only occur if the SEL1 pin is low.

While the switch is disabled and DIA_EN is high, the fault indication mechanisms will continuously represent the present status. For example, if V_{OUT} decreases from greater than V_{OL} to less than V_{OL} , the fault indication is reset. Additionally, the fault indication is reset upon the falling edge of DIA_EN or the rising edge of EN.




图 9-12. Open Load

9.3.2.2 SNS Output

The SNS output can be used to sense the load current if the SEL1 pin is low and there is no fault or device temperature if the SEL1 pin is high and there is no fault. The sense circuit will provide a current that is proportional to the selected parameter. This current will be sourced into an external resistor to create a voltage that is proportional to the selected parameter. This voltage can be measured by an ADC or comparator. In addition, the SNS pin can be used to measure the FET temperature.

To ensure accurate sensing measurement, the sensing resistor must be connected to the same ground potential as the μ C ADC.

₹ 9-1. Analog Sense Transfer Function					
PARAMETER TRANSFER FUNCTION					
Load current	$I_{SNSI} = I_{OUT} / K_{SNS} = I_{OUT} / 2000$				
Device temperature	$I_{SNST} = (T_J - 25^{\circ}C) \times dI_{SNST} / dT + 0.85$				

The SNS output will also be used to indicate system faults. I_{SNS} will go to the predefined level, I_{SNSFH} , when there is a fault. I_{SNSFH} , dI_{SNST}/dT , and K_{SNS} are defined in the *Specifications* section.

9.3.2.2.1 R_{SNS} Value

The following factors must be considered when selecting the R_{SNS} value:

• Current sense ratio (K_{SNS})



- Largest and smallest diagnosable load current required for application operation
- Full-scale voltage of the ADC
- Resolution of the ADC

For an example of selecting R_{ISNS} value, reference R_{ILIM} Calculation in the applications section of this data sheet.

9.3.2.2.1.1 High Accuracy Load Current Sense

In many automotive modules, it is required that the high-side switch provide diagnostic information about the downstream load. With more complex loads, high accuracy sensing is required. A few examples follow:

- LED lighting: In many architectures, the body control module (BCM) must be compatible with both incandescent bulbs and also LED modules. The bulb can be relatively simple to diagnose. However, the LED module will consume less current and also can include multiple LED strings in parallel. The same BCM is used in both cases, so the high-side switch can accurately diagnose both load types.
- **Solenoid protection**: Often solenoids are precisely controlled by low-side switches. However, in a fault event, the low-side switch cannot disconnect the solenoid from the power supply. A high-side switch can be used to continuously monitor several solenoids. If the system current becomes higher than expected, the high-side switch can disable the module.

9.3.2.2.1.2 SNS Output Filter

To achieve the most accurate current sense value, TI recommends to filter the SNS output. There are two methods of filtering:

- Low-Pass RC filter between the SNS pin and the ADC input. This filter is illustrated in Figure 10-1 with typical values for the resistor and capacitor. The designer must select a C_{SNS} capacitor value based on system requirements. A larger value will provide improved filtering but a smaller value will allow for faster transient response.
- The ADC and microcontroller can also be used for filtering. TI recommends that the ADC collects several measurements of the SNS output. The median value of this data set must be considered as the most accurate result. By performing this median calculation, the microcontroller can filter out any noise or outlier data.

9.3.2.3 Fault Indication and SNS Mux

The following faults will be communicated through the SNS output:

- · Switch shutdown, due to:
 - Thermal Shutdown
 - Current limit
- Active current limiting
- Open-Load and V_{OUT} shorted-to-battery

Open-load and Short-to-battery are not indicated while the switch is enabled, although these conditions can still be detected through the sense current. Hence, if there is a fault indication while the channel is enabled, then it must be either due to an overcurrent or overtemperature event.

The SNS pin will only indicate the fault if the SEL1 pins is low. When the SEL1 pin is high and the device is set to measure temperature, the pin will be measuring the channel FET temperature.

表 9-2. Device Version A/B/C SNS Mux

INPUTS			OUTPUTS
DIA_EN	SEL1	FAULT DETECT ⁽¹⁾	SNS
0	Х	Х	High-z
1	0	0	Output current
1	1	0	Device temperature
1	0	1	I _{SNSFH}
1	1	1	Device temperature

(1) Fault Detect encompasses multiple conditions:

• Switch shutdown and waiting for retry

Active current limiting

• Open Load and Short To Battery

For device version F, the SEL1 pin has no functionality so the device cannot output a temperature sense current. In this case, SEL1 must be connected to ground through an R_{PROT} resistor and the SNS behavior will follow the table below.

表 9-3. Device Version F SNS Mux

INPUTS		OUTPUTS		
DIA_EN	SEL1	FAULT DETECT ⁽¹⁾	SNS	FLT ⁽²⁾
0	Х	Х	High-z	High-z
1	Х	0	Output current	High-z
1	Х	1	I _{SNSFH}	Open-drain

(1) Fault Detect encompasses multiple conditions:

· Switch shutdown and waiting for retry


Active current limiting

• Open Load / Short To Battery

(2) Version F Only

9.3.2.4 Resistor Sharing

Multiple high-side devices can use the same SNS resistor as shown in 🕅 9-13. This action reduces the total number of passive components in the system and the number of ADC terminals that are required of the microcontroller.





9.3.2.5 High-Frequency, Low Duty-Cycle Current Sensing

Some applications will operate with a high-frequency, low duty-cycle PWM or require fast settling of the SNS output. For example, a 250-Hz, 5% duty cycle PWM will have an on-time of only 200 μ s that must be accommodated. The micro-controller ADC can sample the SNS signal after the defined settling time t_{SNSION3}.




图 9-14. Current Sensing in Low-Duty Cycle Applications

9.4 Device Functional Modes

During typical operation, the TPS1HB35-Q1 can operate in a number of states that are described below and shown as a state diagram in $\boxed{8}$ 9-15.

Copyright © 2023 Texas Instruments Incorporated



9.4.1 Off

Off state occurs when the device is not powered.

9.4.2 Standby

Standby state is a low-power mode used to reduce power consumption to the lowest level. Diagnostic capabilities are not available in Standby mode.

9.4.3 Diagnostic

Diagnostic state can be used to perform diagnostics while the switch is disabled.

9.4.4 Standby Delay

The Standby Delay state is entered when EN and DIA_EN are low. After t_{STBY}, if the EN and DIA_EN pins are still low, the device will go to Standby State.

9.4.5 Active

In Active state, the switch is enabled. The diagnostic functions can be turned on or off during Active state.

9.4.6 Fault

The Fault state is entered if a fault shutdown occurs (thermal shutdown or current limit). After all faults are cleared, the LATCH pin is low, and the retry timer has expired, the device will transition out of Fault state. If the EN pin is high, the switch will re-enable. If the EN pin is low, the switch will remain off.






图 9-15. State Diagram




10 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

10.1 Application Information

S 10-1 shows the schematic of a typical application for version A or B of the TPS1HB35-Q1. It includes all standard external components. This section of the data sheet discusses the considerations in implementing commonly required application functionality. Version F of the device will replace the ILIM pin with the open drain \overline{FLT} pin. In this case, the FLT pin must be connected to a 5-V rail through a 10-k Ω pull up resistor.



With the ground protection network, the device ground will be offset relative to the microcontroller ground.

图 10-1. System Diagram

** • • • • • • • • • • • • • • • • • •				
COMPONENT	TYPICAL VALUE	PURPOSE		
R _{PROT}	15 k Ω	Protect microcontroller and device I/O pins.		
R _{SNS}	1 k Ω	Translate the sense current into sense voltage.		
C _{SNS}	100 pF - 10 nF	Low-pass filter for the ADC input.		
R _{GND}	4.7 k Ω	Stabilize GND potential during turn-off of inductive load.		
D _{GND}	BAS21 Diode	Protects device during reverse battery.		
R _{ILIM}	5 k Ω − 25 k Ω	Set current limit threshold.		

表1	0-1.	Recommended	External	Componer	its
----	------	-------------	----------	----------	-----

(2)

(3)

表 10-1. Recommended External Components (continued)				
COMPONENT	TYPICAL VALUE	PURPOSE		
C _{VBB1}	4.7 nF to Device GND	Filtering of voltage transients (for example, ESD, ISO7637-2) and improved emissions.		
C _{VBB2}	220 nF to Module GND	Stabilize the input supply and filter out low frequency noise.		
C _{OUT}	220 nF	Filtering of voltage transients (for example, ESD, ISO7637-2).		

10.1.1 Ground Protection Network

As discussed in the *Reverse Battery* section, D_{GND} can be used to prevent excessive reverse current from flowing into the device during a reverse battery event. Additionally, R_{GND} is placed in parallel with D_{GND} if the switch is used to drive an inductive load. The ground protection network (D_{GND} and R_{GND}) can be shared amongst multiple high-side switches.

A minimum value for R_{GND} can be calculated by using the absolute maximum rating for I_{GND} . During the reverse battery condition, $I_{GND} = V_{BB} / R_{GND}$:

 $R_{GND} \geqslant V_{BB} \, / \, I_{GND}$

• Set I_{GND} = - 50 mA (absolute maximum rating)

 $R_{GND} \ge -13.5$ V / -50 mA = 270 Ω

In this example, it is found that R_{GND} must be at least 270 Ω . It is also necessary to consider the power dissipation in R_{GND} during the reverse battery event:

$$P_{RGND} = V_{BB}^2 / R_{GND}$$

 $P_{RGND} = (13.5 \text{ V})^2 / 270 \Omega = 0.675 \text{ W}$

In practice, R_{GND} can not be rated for such a high power. In this case, a larger resistor value must be selected.

10.1.2 Interface With Microcontroller

The ground protection network will cause the device ground to be at a higher potential than the module ground (and microcontroller ground). This offset will impact the interface between the device and the microcontroller.

Logic pin voltage will be offset by the forward voltage of the diode. For input pins (for example, EN), the designer must consider the V_{IH} specification of the switch and the V_{OH} specification of the microcontroller. For a system that *does not* include D_{GND} , it is required that $V_{OH} > V_{IH}$. For a system that *does* include D_{GND} , it is required that $V_{OH} > V_{IH}$. For a system that *does* include D_{GND} , it is required that $V_{OH} > V_{IH}$.

The sense resistor, R_{SNS} , must be terminated to the microcontroller ground. In this case, the ADC can accurately measure the SNS signal even if there is an offset between the microcontroller ground and the device ground.

10.1.3 I/O Protection

R_{PROT} is used to protect the microcontroller I/O pins during system-level voltage transients such as ISO pulses or reverse battery. The SNS pin voltage can exceed the ADC input pin maximum voltage if the fault or saturation current causes a high enough voltage drop across the sense resistor. If that can occur in the design (for example, by switching to a high value R_{SNS} to improve ADC input level), then an appropriate external clamp has to be designed to prevent a high voltage at the SNS output and the ADC input.

10.1.4 Inverse Current

Inverse current occurs when 0 V < V_{BB} < V_{OUT} . In this case, current can flow from V_{OUT} to V_{BB} . Inverse current cannot be caused by a purely resistive load. However, a capacitive or inductive load can cause inverse current. For example, if there is a significant amount of load capacitance and the V_{BB} node has a transient droop, V_{OUT} can be greater than V_{BB} .



The TPS1HB35-Q1 will not detect inverse current. When the switch is enabled, inverse current will pass through the switch. When the switch is disabled, inverse current can pass through the MOSFET body diode. The device will continue operating in the normal manner during an inverse current event.

10.1.5 Loss of GND

The ground connection can be lost either on the device level or on the module level. If the ground connection is lost, the switch will be disabled. If the switch was already disabled when the ground connection was lost, the switch will remain disabled. When the ground is reconnected, normal operation will resume.

10.1.6 Automotive Standards

The TPS1HB35-Q1 is designed to be protected against all relevant automotive standards to ensure reliable operations when connected to a 12-V automotive battery.

10.1.6.1 ISO7637-2

The TPS1HB35-Q1 is tested according to the ISO7637-2:2011 (E) standard. The test pulses are applied both with the switch enabled and disabled. The test setup includes only the DUT and minimal external components: C_{VBB} , C_{OUT} , D_{GND} , and R_{GND} .

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as: "The function does not perform as designed during the test but returns automatically to normal operation after the test". See 表 10-2 for ISO7637-2:2011 (E) expected results.

TEST PULSE	TEST PULSE SEVERITY LEVEL WITH STATUS II FUNCTIONAL PERFORMANCE		MINIMUM NUMBER OF PULSES OR TEST	BURST CYCLE / PULSE REPETITION TIME	
PULSE	LEVEL	US TIME	TIME	MINIMUM	MAXIMUM
1	III	– 112 V	500 pulses	0.5 s	—
2a ⁽¹⁾	III	+55 V	500 pulses	0.20	5 s
2b	IV	+10 V	10 pulses	0.5 s	5 s
3a	IV	– 220 V	1 hour	90 ms	100 ms
3b	IV	+150 V	1 hour	90 ms	100 ms

表 10-2. ISO7637-2:2011 (E) Results

(1) $1-\mu F$ capacitance on C_{VBB} is required for passing level 3 ISO7637 pulse 2 A.

10.1.6.2 AEC-Q100-012 Short Circuit Reliability

The TPS1HB35-Q1 is tested according to the AEC-Q100-012 Short Circuit Reliability standard. This test is performed to demonstrate the robustness of the device against V_{OUT} short-to-ground events. Test conditions and test procedures are summarized in $\gtrsim 10-3$. For further details, refer to the AEC-Q100-012 standard document.

Test conditions:

- LATCH = 0 V
- R_{ILIM} = 5 k Ω
- 10 units from 3 separate lots for a total of 30 units.
- $L_{supply} = 5 \mu H$, $R_{supply} = 10 m \Omega$
- V_{BB} = 14 V

Test procedure:

- · Parametric data is collected on each unit pre-stress
- Each unit is enabled into a short-circuit with the required short circuit cycles or duration as specified
- · Functional testing is performed on each unit post-stress to verify that the part still operates as expected

The cold repetitive test is run at 85°C which is the worst case condition for the device to sustain a short circuit. The cold repetitive test refers to the device being given time to cool down between pulses, rather than being run at a cold temperature. The load short circuit is the worst case situation, since the energy stored in the cable



inductance can cause additional harm. The fast response of the device ensures current limiting occurs quickly and at a current close to the load short condition. In addition, the hot repetitive test is performed as well.

TEST	LOCATION OF SHORT	DEVICE VERSION	NO. OF CYCLES / DURATION	NO. OF UNITS	NO. OF FAILS
Cold Repetitive - Long Pulse ⁽¹⁾	Load Short Circuit, L _{short} = 5 μ H, R _{short} = 200 m Ω , T _A = 85°C	В	100 k cycles	30	0
Hot Repetitive - Long Pulse	Load Short Circuit, L_{short} = 5 μ H, R_{short} = 100 m Ω , T_A = 25°C	В	100 hours	30	0

表 10-3. AEC-Q100-012 Test Results

(1) For Cold Repetitive short, 200-m Ω R_{short} is used so that the device is at a higher junction temperature before the short-circuit event, increasing the harshness of the test.

10.1.7 Thermal Information

When outputting current, the TPS1HB35-Q1 will heat up due to the power dissipation. The transient thermal impedance curve can be used to determine the device temperature during a pulse of a given length. This $Z_{\theta JA}$ value corresponds to a JEDEC standard 2s2p thermal test PCB with thermal vias.




图 10-2. TPS1HB35-Q1 Transient Thermal Impedance

10.2 Typical Application

This application example demonstrates how the TPS1HB35-Q1 device can be used to power resistive heater loads in automotive seats. In this example, we consider a heater load that is powered by the device. This is just one example of the many applications where this device can fit.






图 10-3. Block Diagram for Powering Heater Load

10.2.1 Design Requirements

For this design example, use the input parameters shown in $\frac{10}{2}$ 10-4.

DESIGN PARAMETER	EXAMPLE VALUE				
V _{BB}	13.5 V				
Load - Heater	60-W max				
Load current sense	40 mA to 8 A				
I _{LIM}	6 A				
Ambient temperature	70°C				
R _{0 JA}	36°C/W (depending on PCB)				
Device version	A				

表 10-4. Design Parameters

10.2.2 Detailed Design Procedure 10.2.2.1 Thermal Considerations

The 60 W heater load will cause a DC current in the channel under maximum load power condition of around 4.4 A. Therefore, this current at 13.5 V will assume worst case heating.

Power dissipation in the switch is calculated in $\overline{\beta}$ 程式 4. R_{ON} is assumed to be 70 m^{Ω} because this is the maximum specification at high temperature. In practice, R_{ON} will almost always be lower.

. ^

$P_{FET} = I^2 \times R_{ON}$	(4)

 $P_{FET} = (4.4 \text{ A})^2 \times 70 \text{ m}\,\Omega = 1.35 \text{ W}$ (5)

This means that the maximum FET power dissipation is 1.35 W. The junction temperature of the device can be calculated using $\overline{\beta}$ and the R $_{\theta JA}$ value from the *Specifications* section.

$$T_{J} = T_{A} + R_{\theta JA} \times P_{FET}$$
(6)

 $T_J = 70^{\circ}C + 36^{\circ}C/W \times 1.35 W = 118.6^{\circ}C$

The maximum junction temperature rating for the TPS1HB35-Q1 is $T_J = 150^{\circ}$ C. Based on the above example calculation, the device temperature will stay below the maximum rating even at this high level of current.

10.2.2.2 R_{ILIM} Calculation

In this application, the TPS1HB35-Q1 must allow for the maximum DC current with margin but minimize the energy in the switch during a fault condition by minimizing the current limit. For this application, the best I_{LIM} set point is approximately 6 A. <math><math><math> $R _{ILIM}$ 7 allows you to calculate the R_{ILIM} value that is placed from the I_{LIM} pins to V_{BB}. R_{ILIM} is calculated in k <math>.

$$R_{\rm ILIM} = K_{\rm CL} / I_{\rm CL} \tag{7}$$

Because this device is version A, the K_{CL} value in the Specifications section is 50 A × k Ω .

$$R_{\rm ILIM} = 50 (A \times k\Omega) / 6 A = 8.33 k\Omega$$
(8)

For a I_{LIM} of 6 A, the R_{ILIM} value must be set at around 8.33 k Ω .

10.2.2.3 Diagnostics

If the resistive heating load is disconnected (heater malfunction), an alert is desired. Open-load detection can be performed in the switch-enabled state with the current sense feature of the TPS1HB35-Q1 device. Under open load condition, the current in the SNS pin will be the fault current and the can be detected from the sense voltage measurement.

10.2.2.3.1 Selecting the $R_{\rm ISNS}$ Value

10-5 shows the requirements for the load current sense in this application. The K_{SNS} value is specified for the device and can be found in the *Specifications* section.

PARAMETER	EXAMPLE VALUE			
Current Sense Ratio (K _{SNS})	2000			
Largest diagnosable load current	8 A			
Smallest diagnosable load current	40 mA			
Full-scale ADC voltage	5 V			
ADC resolution	10 bit			

表 10-5. R_{SNS} Calculation Parameters

The load current measurement requirements of 8 A ensures that even in the event of a overcurrent surpassing the set current limit, the MCU can register and react by shutting down the TPS1HB35-Q1, while the low level of 40 mA allows for accurate measurement of low load currents.

The R_{SNS} resistor value must be selected such that the largest diagnosable load current puts V_{SNS} at about 95% of the ADC full-scale. With this design, any ADC value above 95% can be considered a fault. Additionally, the R_{SNS} resistor value must ensure that the smallest diagnosable load current does not cause V_{SNS} to fall below 1 LSB of the ADC. With the given example values, a 1.2-k Ω sense resistor satisfies both requirements shown in \gtrsim 10-6.

Copyright © 2023 Texas Instruments Incorporated



表 10-6. V _{SNS} Calculation					
LOAD (A)	SENSE RATIO	I _{SNS} (mA)	R _{SNS} (Ω)	V _{SNS} (V)	% of 5-V ADC
0.04	2000	0.02	1200	0.024	0.5%
8	2000	4	1200	4.800	96.0%

10.3 Typical Application

This application example demonstrates how the TPS1HB35-Q1 device can be used to power bulb loads in automotive headlights. In this example, we consider a 21 W bulb that is powered by the device. This example is just one example of the many applications where this device can fit.




图 10-4. Block Diagram for Driving Bulb Load

10.3.1 Design Requirements

For this design example, use the input parameters shown in $\frac{10}{5}$ 10-7.


表 10-7. Design Parameters				
DESIGN PARAMETER	EXAMPLE VALUE			
V _{BB}	16 V			
Load - Bulb	21-W maximum			
Fixed I _{LIM}	35 A			
Ambient temperature	25°C			
Bulb temperature in chamber	- 40°C			
Cable impedance from device to bulb	65 m Ω			
Device version	F			

₩	10-7	Design	Param	eters
œ	10-1.	Desiuli	raiaiii	CLCIS



10.3.2 Detailed Design Procedure

The typical bulb test setup is where the device is at 25°C and the bulb is in a temperature chamber at -40°C. The bulb needs to be kept at -40°C so that the impedance is very low and the inrush current will be the highest. The impedance of the cables is important because it will change the inrush current of the bulb as well. The F version of the TPS1HB35-Q1 has a very high fixed current limit so that the inrush current of the bulb can be passed without limitation.






图 10-5. TPS1HB35-Q1 Version F 21W Bulb Inrush

10.4 Power Supply Recommendations

The TPS1HB35-Q1 device is designed to operate in a 12-V automotive system. The nominal supply voltage range is 6 V to 18 V as measured at the V_{BB} pin with respect to the GND pin of the device. In this range the device meets full parametric specifications as listed in the *Electrical Characteristics* table. The device is also designed to withstand voltage transients beyond this range. When operating outside of the nominal voltage range but within the operating voltage range, the device will exhibit normal functional behavior. However, parametric specifications can not be specified outside the nominal supply voltage range.

表 10-8. Operating Voltage Rang	ge
--------------------------------	----

·····							
V _{BB} VOLTAGE RANGE	NOTE						
3 V to 6 V	Transients such as cold crank and start-stop, functional operation are specified but some parametric specifications can not apply. The device is completely short-circuit protected up to 125°C.						
6 V to 18 V	Nominal supply voltage, all parametric specifications apply. The device is completely short-circuit protected up to 125°C.						
18 V to 40 V	Transients such as jump-start and load-dump, functional operation specified but some parametric specifications can not apply.						



10.5 Layout

10.5.1 Layout Guidelines

To achieve optimal thermal performance, connect the exposed pad to a large copper pour. On the top PCB layer, the pour can extend beyond the package dimensions as shown in the example below. In addition to this, TI recommends to also have a V_{BB} plane either on one of the internal PCB layers or on the bottom layer.

Vias must connect this plane to the top V_{BB} pour.

Ensure that all external components are placed close to the pins. Device current limiting performance can be harmed if the R_{ILIM} is far from the pins and extra parasitics are introduced.

10.5.2 Layout Example

The layout example is for device versions A/B/C.




图 10-6. 16-PWP Layout Example



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, How To Drive Inductive, Capacitive, and Lighting Loads with Smart High Side Switches application note
- Texas Instruments, Short-Circuit Reliability Test for Smart Power Switch application note
- Texas Instruments, *Reverse Battery Protection for High Side Switches* application note
- Texas Instruments, Adjustable Current Limit of Smart Power Switches application note

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS1HB35AQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt	(6) NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB35AQ	
	, lo III E	110001		10	0000	& Green			40 10 120	in Book Q	Samples
TPS1HB35BQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB35BQ	Samples
TPS1HB35CQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB35CQ	Samples
TPS1HB35FQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB35FQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

18-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS1HB35AQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB35BQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB35CQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB35FQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS1HB35AQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS1HB35BQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS1HB35CQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS1HB35FQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0

GENERIC PACKAGE VIEW

PWP 16

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




PWP0016M



PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PWP0016M

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




PWP0016M

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司