- Low r_{DS(on)} . . . 5 Ω Typical
- Avalanche Energy . . . 30 mJ
- Eight Power DMOS-Transistor Outputs of 150-mA Continuous Current
- 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage . . . 50 V
- Low Power Consumption

description

The TPIC6B273 is a monolithic, high-voltage, medium-current, power logic octal D-type latch with DMOS-transistor outputs designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads.


The TPIC6B273 contains eight positive-edgetriggered D-type flip-flops with a direct clear input. Each flip-flop features an open-drain power DMOS-transistor output.

When clear (CLR) is high, information at the D inputs meeting the setup time requirements is transferred to the DRAIN outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input (CLK) is at either the high or low level, the D input signal has no effect at the output. An asynchronous CLR is provided to turn all eight DMOS-transistor outputs off. When data is low for a given output, the DMOS-transistor output is off. When data is high, the DMOS-transistor output has sink-current capability.

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sink-current capability. Each output provides a 500-mA typical current limit at $T_C = 25^{\circ}C$. The current limit decreases as the junction temperature increases for additional device protection.

DW OR N PACKAGE (TOP VIEW) CLR [20 VCC D1 **∏** 19 D8 2 D2 [] 3 18 D7 DRAIN1 II 4 17 DRAIN8 DRAIN2 II 5 16 DRAIN7 DRAIN3 ☐ 6 15 DRAIN6 DRAIN4 II 7 14 DRAIN5 13 D6 D3 🛮 8 D4 🛮 9 12 D5 GND 10 11 CLK

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.


FUNCTION TABLE (each channel)

| | INPUTS | | OUTPUT |
|-----|------------|---|---------|
| CLR | CLK | D | DRAIN |
| L | Χ | Χ | Н |
| Н | \uparrow | Н | L |
| Н | \uparrow | L | Н |
| Н | L | X | Latched |

H = high level, L = low level, X = irrelevant


The TPIC6B273 is characterized for operation over the operating case temperature range of -40°C to 125°C.

logic diagram (positive logic)





schematic of inputs and outputs



absolute maximum ratings over recommended operating case temperature range (unless otherwise noted) \dagger

| Logic supply voltage, V _{CC} (see Note 1) | |
|--|------------------------------|
| Power DMOS drain-to-source voltage, V _{DS} (see Note 2) | |
| Continuous source-to-drain diode anode current | |
| Pulsed source-to-drain diode anode current (see Note 3) | 1 A |
| Pulsed drain current, each output, all outputs on, I _D , T _C = 25°C (see Note 3) | 500 mA |
| Continuous drain current, each output, all outputs on, I_D , $T_C = 25^{\circ}C$ | 150 mA |
| Peak drain current single output, I _{DM} ,T _C = 25°C (see Note 3) | 500 mA |
| Single-pulse avalanche energy, E _{AS} (see Figure 4) | 30 mJ |
| Avalanche current, I _{AS} (see Note 4) | 500 mA |
| Continuous total dissipation | See Dissipation Rating Table |
| Operating virtual junction temperature range, T _J | –40°C to 150°C |
| Operating case temperature range, T _C | –40°C to 125°C |
| Storage temperature range | 65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.
 - 2. Each power DMOS source is internally connected to GND.
 - 3. Pulse duration \leq 100 μ s and duty cycle \leq 2%.
 - 4. DRAIN supply voltage = 15 V, starting junction temperature (TJS) = 25°C, L = 200 mH, IAS = 0.5 A (see Figure 4).

DISSIPATION RATING TABLE

| PACKAGE | $T_C \le 25^{\circ}C$ POWER RATING | DERATING FACTOR ABOVE T _C = 25°C | T _C = 125°C POWER RATING |
|---------|------------------------------------|--|--|
| DW | 1389 mW | 11.1 mW/°C | 278 mW |
| N | 1050 mW | 10.5 mW/°C | 263 mW |



SLIS031 - APRIL 1994 - REVISED JULY 1995

recommended operating conditions

| | MIN | MAX | UNIT |
|---|----------------------|----------------------|------|
| Logic supply voltage, V _{CC} | 4.5 | 5.5 | V |
| High-level input voltage, VIH | 0.85 V _{CC} | | V |
| Low-level input voltage, V _{IL} | | 0.15 V _{CC} | V |
| Pulsed drain output current, T _C = 25°C, V _{CC} = 5 V (see Notes 3 and 5) | -500 | 500 | mA |
| Setup time, D high before CLK↑, t _{SU} (see Figure 2) | 20 | | ns |
| Hold time, D high after CLK↑, th (see Figure 2) | 20 | | ns |
| Pulse duration, t _W (see Figure 2) | 40 | · | ns |
| Operating case temperature, T _C | -40 | 125 | °C |

electrical characteristics, $V_{CC} = 5 \text{ V}$, $T_{C} = 25^{\circ}\text{C}$ (unless otherwise noted)

| | PARAMETER | | TEST CONDITIO | ONS | MIN | TYP | MAX | UNIT |
|--------------------------|--|--|--|---------------------------------------|--------|------|-----|------|
| V(BR)DSX | Drain-to-source breakdown voltage | I _D = 1 mA | | | | | | ٧ |
| V _{SD} | Source-to-drain diode forward voltage | I _F = 100 mA | | | | 0.85 | 1 | V |
| lн | High-level input current | $V_{CC} = 5.5 \text{ V},$ | $V_I = V_{CC}$ | | | | 1 | μΑ |
| I _I L | Low-level input current | $V_{CC} = 5.5 \text{ V},$ | V _I = 0 | | | | -1 | μΑ |
| ICC Logic supply current | | V | All outputs off | | | 20 | 100 | |
| | | V _{CC} = 5.5 V | All outputs on | | 150 30 | 300 | μΑ | |
| I _N | Nominal current | VDS(on) = 0.5 V, See Notes 5, 6, a | I _N = I _D , and 7 | T _C = 85°C, | | 90 | | mA |
| 1 | Off-state drain current | $V_{DS} = 40 \text{ V},$ | V _{CC} = 5.5 V | | | 0.1 | 5 | |
| IDSX | Oil-state drain current | V _{DS} = 40 V, | V _{CC} = 5.5 V, | T _C = 125°C | | 0.15 | 8 | μΑ |
| | | I _D = 100 mA, | V _{CC} = 4.5 V | | | 4.2 | 5.7 | |
| rDS(on) | Static drain-to-source on-state resistance | I _D = 100 mA, T _C = 125°C | V _{CC} = 4.5 V, | See Notes 5 and 6 and Figures 6 and 7 | | 6.8 | 9.5 | Ω |
| | | $I_D = 350 \text{ mA},$ | V _{CC} = 4.5 V | <u> </u> | | 5.5 | 8 | |

switching characteristics, V_{CC} = 5 V, T_{C} = 25°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|---|---|-----|-----|-----|------|
| tPLH | Propagation delay time, low-to-high-level output from CLK | | 150 | | | ns |
| tPHL | Propagation delay time, high-to-low-level output from CLK | $C_L = 30 \text{ pF}, \qquad I_D = 100 \text{ mA},$ | | 90 | | ns |
| t _r | Rise time, drain output | See Figures 1, 2, and 8 | | 200 | | ns |
| t _f | Fall time, drain output | | | 200 | | ns |
| ta | Reverse-recovery-current rise time | I _F = 100 mA, di/dt = 20 A/μs, | | 100 | | ns |
| t _{rr} | Reverse-recovery time | See Notes 5 and 6 and Figure 3 | | 300 | _ | 115 |

NOTES: 3. Pulse duration \leq 100 μ s and duty cycle \leq 2%.

- 5. Technique should limit $T_J T_C$ to $10^{\circ}C$ maximum.
- 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
- 7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T_C = 85°C.



thermal resistance

| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT | |
|---|---|-----------------|--------------------------------|-----|------|------|
| D. Thousand resistance investiga to embient | DW package | | | 90 | °C/W | |
| $R_{\theta JA}$ | Thermal resistance, junction-to-ambient | N package | All 8 outputs with equal power | | 95 | C/VV |

PARAMETER MEASUREMENT INFORMATION




Figure 1. Resistive-Load Test Circuit and Voltage Waveforms





Figure 2. Test Circuit, Switching Times, and Voltage Waveforms

NOTES: A. The word generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $t_W = 300$ ns, pulsed repetition rate (PRR) = 5 KHz, $Z_O = 50 \ \Omega$.

B. C_L includes probe and jig capacitance.




PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
 - B. The V_{GG} amplitude and R_{G} are adjusted for di/dt = 20 A/ μ s. A V_{GG} double-pulse train is used to set I_{F} = 0.1 A, where t_{1} = 10 μ s, t_{2} = 7 μ s, and t_{3} = 3 μ s.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode



- NOTES: A. The word generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $Z_0 = 50 \ \Omega$.
 - B. Input pulse duration, t_W , is increased until peak current $I_{AS} = 0.5$ A. Energy test is defined as $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30$ mJ.

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms



DRAIN-TO-SOURCE ON-STATE RESISTANCE

TYPICAL CHARACTERISTICS

PEAK AVALANCHE CURRENT VS TIME DURATION OF AVALANCHE 10 TC = 25°C 4 0.4 0.2 0.1 0.1 0.1 0.2 0.4 1 2 4 10

Figure 5


tav - Time Duration of Avalanche - ms

DRAIN CURRENT $^{ m LDS(on)}$ –Drain-to-Source On-State Resistance – $^{ m CO}$ $V_{CC} = 5 V$ See Note A 16 14 T_C = 125°C 12 10 8 6 T_C = 25°C $T_C = -40^{\circ}C$ 2 0 100 200 300 400 500 600 700

Figure 6

ID - Drain Current - mA

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



NOTE C: Technique should limit T_J – T_C to 10°C maximum.




Figure 8



THERMAL INFORMATION

MAXIMUM CONTINUOUS DRAIN CURRENT OF EACH OUTPUT NUMBER OF OUTPUTS CONDUCTING **SIMULTANEOUSLY** 0.45 $V_{CC} = 5 V$ $I_D - Maximum Continuous Drain Current$ 0.4 0.35 0.3 of Each Output - A 0.25 T_C = 25°C 0.2 0.15 T_C = 100°C 0.1 T_C = 125°C 0.05 0 2 3 4 5 7 8 6 N - Number of Outputs Conducting Simultaneously

Figure 9

MAXIMUM PEAK DRAIN CURRENT OF EACH OUTPUT NUMBER OF OUTPUTS CONDUCTING **SIMULTANEOUSLY** - Maximum Peak Drain Current of Each Output - A 0.5 d = 10%0.45 d = 20%0.4 0.35 d = 50%0.3 0.25 d = 80%0.2 0.15 $V_{CC} = 5 V$ $T_{C} = 25^{\circ}C$ 0.1 $d = t_W/t_{period}$ 0.05 = 1 ms/t_{period} ۵ 3 8 N - Number of Outputs Conducting Simultaneously

Figure 10

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|----------------|-----------------------|------|-------------------------------|----------------------------|--------------|------------------|
| | (1) | (2) | | | (3) | (4) | (5) | | (0) |
| TPIC6B273DW | Active | Production | SOIC (DW) 20 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TPIC6B273 |
| TPIC6B273DW.A | Active | Production | SOIC (DW) 20 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TPIC6B273 |
| TPIC6B273DWG4 | Active | Production | SOIC (DW) 20 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | - | TPIC6B273 |
| TPIC6B273DWG4.A | Active | Production | SOIC (DW) 20 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TPIC6B273 |
| TPIC6B273DWR | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TPIC6B273 |
| TPIC6B273DWR.A | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TPIC6B273 |
| TPIC6B273DWRG4 | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | - | TPIC6B273 |
| TPIC6B273DWRG4.A | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TPIC6B273 |
| TPIC6B273N | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 125 | TPIC6B273N |
| TPIC6B273N.A | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 125 | TPIC6B273N |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPIC6B273DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| TPIC6B273DWRG4 | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |



www.ti.com 23-May-2025




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPIC6B273DWR | SOIC | DW | 20 | 2000 | 350.0 | 350.0 | 43.0 |
| TPIC6B273DWRG4 | SOIC | DW | 20 | 2000 | 350.0 | 350.0 | 43.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TPIC6B273DW | DW | SOIC | 20 | 25 | 506.98 | 12.7 | 4826 | 6.6 |
| TPIC6B273DW.A | DW | SOIC | 20 | 25 | 506.98 | 12.7 | 4826 | 6.6 |
| TPIC6B273DWG4 | DW | SOIC | 20 | 25 | 506.98 | 12.7 | 4826 | 6.6 |
| TPIC6B273DWG4.A | DW | SOIC | 20 | 25 | 506.98 | 12.7 | 4826 | 6.6 |
| TPIC6B273N | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| TPIC6B273N.A | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025