



## 目录

1	特性 .....	1	8.2	Functional Block Diagram .....	15
2	应用 .....	1	8.3	Feature Description .....	16
3	说明 .....	1	8.4	Device Functional Modes .....	17
4	修订历史 .....	2	9	<b>Application and Implementation</b> .....	18
5	<b>Pin Configuration and Functions</b> .....	3	9.1	Application Information .....	18
6	<b>Specifications</b> .....	4	9.2	Typical Application .....	18
6.1	Absolute Maximum Ratings .....	4	10	<b>Power Supply Recommendations</b> .....	21
6.2	ESD Ratings—AEC Specification .....	4	10.1	$V_{PWR}$ Path .....	21
6.3	ESD Ratings—IEC Specification .....	4	10.2	$V_{REF}$ Pin .....	21
6.4	ESD Ratings—ISO Specification .....	4	11	<b>Layout</b> .....	22
6.5	Recommended Operating Conditions .....	5	11.1	Layout Guidelines .....	22
6.6	Thermal Information .....	5	11.2	Layout Example .....	22
6.7	Electrical Characteristics .....	6	12	<b>器件和文档支持</b> .....	23
6.8	Power Supply and Supply Current Consumption Characteristics .....	7	12.1	文档支持 .....	23
6.9	Timing Requirements .....	8	12.2	接收文档更新通知 .....	23
6.10	Typical Characteristics .....	10	12.3	社区资源 .....	23
7	<b>Parameter Measurement Information</b> .....	14	12.4	商标 .....	23
8	<b>Detailed Description</b> .....	15	12.5	静电放电警告 .....	23
8.1	Overview .....	15	12.6	Glossary .....	23
			13	<b>机械、封装和可订购信息</b> .....	24


## 4 修订历史

### Changes from Original (April 2017) to Revision A

### Page

• Updated 图 19 .....	14
----------------------	----

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	VD–	I/O	High voltage D– USB data line, connect to USB connector D+, D– IEC61000-4-2 ESD protection
2	VD+	I/O	High voltage D+ USB data line, connect to USB connector D+, D– IEC61000-4-2 ESD protection
3	GND	Ground	Ground pin for internal circuits and IEC ESD clamps
4	FLT	O	Open-drain fault pin. See <a href="#">表 1</a>
5	EN	I	Enable active-low input. Drive EN low to enable the switches. Drive EN high to disable the switches. See <a href="#">表 1</a> for mode selection
6	MODE	I	Selects between device modes. See the <a href="#">Detailed Description</a> section. Acts as LDO reference voltage for mode 1
7	VPWR	I	5-V DC supply input for internal circuits. Connect to internal power rail on PCB
8	VREF	I/O	Pin to set OVP threshold. See the <a href="#">Detailed Description</a> section for instructions on how to set OVP threshold
9	D+	I/O	I/O protected low voltage D+ USB data line, connects to transceiver
10	D–	I/O	Protected low voltage D– USB data line, connects to transceiver

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup> <sup>(2)</sup>

		MIN	MAX	UNIT
V <sub>PWR</sub>	5-V DC supply voltage for internal circuitry	−0.3	7.7	V
V <sub>REF</sub>	Pin to set OVP threshold	−0.3	6	V
VD+, VD−	Voltage range from connector-side USB data lines	−0.3	7.7	V
D+, D−	Voltage range for internal USB data lines	−0.3	V <sub>REF</sub> + 0.3	V
V <sub>MODE</sub>	Voltage on MODE pin	−0.3	7.7	V
V <sub>FLT</sub>	Voltage on FLT pin	−0.3	7.7	V
V <sub>EN</sub>	Voltage on enable pin	−0.3	7.7	V
T <sub>A</sub>	Operating free air temperature <sup>(3)</sup>	−40	125	°C
T <sub>STG</sub>	Storage temperature	−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) Thermal limits and power dissipation limits must be observed.

### 6.2 ESD Ratings—AEC Specification

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins	±2000
		Charged-device model (CDM), per AEC Q100-011	All pins besides corners	±500
			Corner pins	±750

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 ESD Ratings—IEC Specification

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 61000-4-2 contact discharge	VD+, VD− pins <sup>(1)</sup>	±8000
		IEC 61000-4-2 air-gap discharge	VD+, VD− pins <sup>(1)</sup>	±15000

(1) See [Figure 19](#) for details on system level ESD testing setup.

### 6.4 ESD Ratings—ISO Specification

			VALUE	UNIT
V <sub>ESD</sub> <sup>(1)</sup>	Electrostatic discharge	ISO 10605 (330 pF, 330 Ω) contact discharge (10 strikes)	VD+, VD− pins	±8000
		ISO 10605 (330 pF, 330 Ω) air-gap discharge (10 strikes)	VD+, VD− pins	±15000
		ISO 10605 (150 pF, 330 Ω) contact discharge (10 strikes)	VD+, VD− pins	±8000
		ISO 10605 (150 pF, 330 Ω) air-gap discharge (10 strikes)	VD+, VD− pins	±15000
		ISO 10605 (330 pF, 2 kΩ) contact discharge (10 strikes) <sup>(2)</sup>	VD+, VD− pins	±8000
		ISO 10605 (330 pF, 2 kΩ) air-gap discharge (10 strikes)	VD+, VD− pins	±15000
		ISO 10605 (150 pF, 2 kΩ) air-gap discharge (10 discharges)	VD+, VD− pins	±25000

(1) See [Figure 19](#) for details on system level ESD testing setup.

(2) V<sub>REF</sub> > 3 V.

## 6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V <sub>PWR</sub>	5-V DC supply voltage for internal circuitry	4.5		7	V
V <sub>REF</sub>	Mode 0. Voltage range for V <sub>REF</sub> pin (for setting OVP threshold)	3		3.6	V
V <sub>REF</sub>	Mode 1. Voltage range for V <sub>REF</sub> pin (for setting OVP threshold)	0.63		3.8	V
VD+, VD–	Voltage range from connector-side USB data lines	0		3.6	V
D+, D–	Voltage range for internal USB data lines	0		3.6	V
V <sub>EN</sub>	Voltage range for enable	0		7	V
V <sub>FLT</sub>	Voltage range for $\overline{\text{FLT}}$	0		7	V
I <sub>FLT</sub>	Current into open drain $\overline{\text{FLT}}$ pin FET	0		3	mA
C <sub>VPWR</sub>	V <sub>PWR</sub> capacitance <sup>(1)</sup>	External Capacitor on V <sub>PWR</sub> pin	1	10	μF
C <sub>VREF</sub>	V <sub>REF</sub> capacitance	External Capacitor on V <sub>REF</sub> pin	0.3	1	μF
C <sub>MODE</sub>	Allowed parasitic capacitance on mode pin from PCB and mode 1 external resistors			20	pF
R <sub>MODE_0</sub>	Resistance to GND to set to mode 0		2	2.6	kΩ
R <sub>MODE_1</sub>	Resistance to GND to set to mode 1 (calculate parallel combination of R <sub>TOP</sub> and R <sub>BOT</sub> )	14	20		kΩ

- (1) For recommended values for capacitors and resistors, the typical values assume a component placed on the board near the pin. Minimum and maximum values listed are inclusive of manufacturing tolerances, voltage derating, board capacitance, and temperature variation. The effective value presented should be within the minimum and maximums listed in the table.

## 6.6 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPD2S701-Q1		UNIT
		DGS (VSSOP)	DSK (WSON)	
		10 PINS	10 PINS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	167.3	61.5	°C/W
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	56.9	51.3	°C/W
θ <sub>JB</sub>	Junction-to-board thermal resistance	87.6	34	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	7.7	1.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	86.2	34.3	°C/W
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	N/A	7.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
MODE 1 ADJUSTABLE V <sub>REF</sub>							
V <sub>MODE_CMP</sub>	Mode 1 V <sub>REF</sub> feedback regulator voltage	V <sub>MODE</sub>	Standard mode 1 set-up. $\overline{EN} = 0$ V. Once V <sub>REF</sub> = 3.3 V, measure voltage on mode pin	0.47	0.5	0.53	V
I <sub>MODE_LEAK</sub>	Mode pin mode 1 leakage current	I <sub>MODE</sub>	Standard mode 1. Remove R <sub>TOP</sub> and R <sub>BOT</sub> . Power up device and wait until start-up time has passed. Then force 0.53 V on the MODE pin and measure current into pin		50	200	nA
V <sub>REF_ACCURACY</sub>	V <sub>REF</sub> accuracy	V <sub>REF</sub>	Informative, test parameters below; accuracy with R <sub>TOP</sub> and R <sub>BOT</sub> as ±1% resistors	–8%		8%	
V <sub>REF_3.3V</sub>	Mode 1 V <sub>REF</sub> set to 3.3 V	V <sub>REF</sub>	Standard mode 1 set-up. R <sub>TOP</sub> = 140 kΩ ± 1%, R <sub>BOT</sub> = 24.9 kΩ ± 1%. $\overline{EN} = 0$ . Measure value of V <sub>REF</sub> once it settles	3.04	3.31	3.58	V
V <sub>REF_0.66V</sub>	Mode 1 V <sub>REF</sub> set to 0.66 V	V <sub>REF</sub>	Standard mode 1 set-up. R <sub>TOP</sub> = 47.5 kΩ ± 1%, R <sub>BOT</sub> = 150 kΩ ± 1%. $\overline{EN} = 0$ . Measure value of V <sub>REF</sub> once it settles	0.6	0.66	0.72	V
V <sub>REF_3.8V</sub>	Mode 1 V <sub>REF</sub> set to 3.8 V	V <sub>REF</sub>	Standard mode 1 set-up. R <sub>TOP</sub> = 165 kΩ ± 1%, R <sub>BOT</sub> = 24.9 kΩ ± 1%. $\overline{EN} = 0$ . Measure value of V <sub>REF</sub> once it settles	3.5	3.81	4.12	V
<b><math>\overline{EN}</math>, <math>\overline{FLT}</math> PINS</b>							
V <sub>IH</sub>	High-level input voltage	$\overline{EN}$	Mode 0. Connect VPWR = 5 V; V <sub>REF</sub> = 3.3 V; VD+ = 3.3 V; Set VIH( $\overline{EN}$ ) = 0 V; Sweep VIH from 0 V to 1.4 V; Measure when D+ drops low (less than or equal to 5% of 3.3 V) from 3.3 V	1.2		0.8	V
	Low-level input voltage		Mode 0. Connect VPWR = 5 V; V <sub>REF</sub> = 3.3 V; VD+ = 3.3 V. Set VIH( $\overline{EN}$ ) = 3.3 V; Sweep VIH from 3.3 V to 0.5 V; Measure when D+ rise to 95% of 3.3 V from 0 V				
I <sub>IL</sub>	Input leakage current	$\overline{EN}$	Mode 0. VPWR = 5 V; V <sub>REF</sub> = 3.3 V; VI ( $\overline{EN}$ ) = 3.3 V; Measure current into $\overline{EN}$ pin			1	μA
V <sub>OL</sub>	Low-level output voltage	$\overline{FLT}$	Mode 0. Drive the TPS2S701-Q1 in OVP to assert $\overline{FLT}$ pin. Source I <sub>OL</sub> = 1 mA into $\overline{FLT}$ pin and measure voltage on $\overline{FLT}$ pin when asserted			0.4	V
T <sub>SD_RISING</sub>	The rising over temperature protection shutdown threshold		VPWR = 5 V, ENZ = 0 V, T <sub>A</sub> stepped up until FLTZ is asserted	140	150	165	°C
T <sub>SD_FALLING</sub>	The falling over temperature protection shutdown threshold		VPWR = 5 V, ENZ = 0 V, T <sub>A</sub> stepped down from T <sub>SD_RISING</sub> until FLTZ is cleared	125	138	150	°C
T <sub>SD_HYST</sub>	The over temperature protection shutdown threshold hysteresis		T <sub>SD_RISING</sub> – T <sub>SD_FALLING</sub>	10	12	15	°C
<b>OVP CIRCUIT—VD±</b>							
V <sub>OVP_RISING</sub>	Input overvoltage protection threshold, V <sub>REF</sub> > 3.6 V	VD±	Mode 1. Set V <sub>PWR</sub> = 5 V; $\overline{EN} = 0$ V; R <sub>TOP</sub> = 165 kΩ, R <sub>BOT</sub> = 24.9 kΩ. Connect D± to 40-Ω load. Increase VD+ or VD– from 4.1 V to 4.9 V. Measure the value at which FLTZ is asserted	4.3	4.5	4.7	V
V <sub>OVP_RISING</sub>	Input overvoltage protection threshold	VD±	Mode 1. Set V <sub>PWR</sub> = 5 V; $\overline{EN} = 0$ V; R <sub>TOP</sub> = 140 kΩ, R <sub>BOT</sub> = 24.9 kΩ. Increase VD+ or VD– from 3.6 V to 4.6 V. Measure the value at which FLTZ is asserted. Repeat for R <sub>TOP</sub> = 39 kΩ, R <sub>BOT</sub> = 150 kΩ. Increase VD+ or VD– from 0.6 V to 0.9 V. Measure the value at which FLTZ is asserted. See the resultant values meet the equation, and make sure to observe data switches turnoff. Also check for mode 0 when V <sub>REF</sub> = 3.3 V	1.19 × V <sub>REF</sub>	1.25 × V <sub>REF</sub>	1.31 × V <sub>REF</sub>	V
V <sub>HYS_OVP</sub>	Hysteresis on OVP	VD±	Difference between rising and falling OVP thresholds on VD±		25		mV
V <sub>OVP_FALLING</sub>	Input overvoltage protection threshold	VD±	After collecting each rising OVP threshold, lower the VD± voltage until you see $\overline{FLT}$ deassert. This gives the falling OVP threshold. Use this value to calculate V <sub>HYS_OVP</sub>		V <sub>OVP_RISING</sub> – V <sub>HYS_OVP</sub>		V
I <sub>VD_LEAK_0 V</sub>	Leakage current on VD± during normal operation	VD±	Standard mode 0 or mode 1. Set VD± = 0 V. D± = floating. Measure current flowing into VD±	–0.1		0.1	μA

## Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>VD_LEAK_3.6V</sub>	Leakage current on VD± during normal operation	VD±	Standard mode 0 or mode 1. Set VD± = 3.6 V. D± = floating. Measure current flowing into VD±			2.5	4	µA
V <sub>OVP_3.3V</sub>	Input overvoltage threshold for VREF = 3.3 V	VD±	Standard mode 1. R <sub>TOP</sub> = 140 kΩ ± 1%, R <sub>BOT</sub> = 24.9 kΩ ± 1%. Connect D± to 40-Ω load. Measure the value at which FLTZ is asserted		3.61	4.14	4.67	V
V <sub>OVP_0.66V</sub>	Input overvoltage threshold for VREF = 0.66 V	VD±	Standard mode 1. R <sub>TOP</sub> = 47.5 kΩ ± 1%, R <sub>BOT</sub> = 150 kΩ ± 1%. Connect D± to 40-Ω load. Measure the value at which FLTZ is asserted		0.72	0.83	0.94	V
DATA LINE SWITCHES – VD+ to D+ or VD– to D–								
R <sub>ON</sub>	On resistance		Mode 0 or 1. Set V <sub>PWR</sub> = 5 V; V <sub>REF</sub> = 3.3 V; $\overline{EN}$ = 0 V; Measure resistance between D+ and VD+ or D– and VD–, voltage between 0 and 0.4 V			4	6.5	Ω
R <sub>ON(Flat)</sub>	On resistance flatness		Mode 0 or 1. Set V <sub>PWR</sub> = 5 V; V <sub>REF</sub> = 3.3 V; $\overline{EN}$ = 0 V; Measure resistance between D+ and VD+ or D– and VD–, sweep voltage between 0 and 0.4 V. Take difference of resistance at 0.4-V and 0-V VD± bias				1	Ω
BW <sub>ON</sub>	On bandwidth (–3-dB)		Mode 0 or 1. Set V <sub>PWR</sub> = 5 V; V <sub>REF</sub> = 3.3 V; $\overline{EN}$ = 0 V; Measure S21 bandwidth from D+ to VD+ or D– to VD– with voltage swing = 400 mVpp, Vcm = 0.2 V			960		MHz

## 6.8 Power Supply and Supply Current Consumption Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{UVLO\_RISING\_VPWR}$	$V_{PWR}$ rising UVLO threshold	Use standard mode 0 set-up. Set $\overline{EN} = 0\text{ V}$ , load $D+$ to $45\text{ }\Omega$ , $VD+ = 3.3\text{ V}$ . Set $V_{PWR} = 3.5\text{ V}$ , and step up $V_{PWR}$ until 90% of $VD+$ appears on $D+$		3.7	3.95	4.2	V
$V_{UVLO\_HYST\_VPWR}$	$VPWR$ UVLO hysteresis	Use standard mode 0 set up. Set $\overline{EN} = 0\text{ V}$ , load $D+$ to $45\text{ }\Omega$ , $VD+ = 3.3\text{ V}$ . Set $V_{PWR} = 4.3\text{ V}$ , and step down $V_{PWR}$ until $D+$ falls to 10% of $VD+$ . This gives $V_{UVLO\_FALLING\_VPWR} - V_{UVLO\_RISING\_VPWR} = V_{UVLO\_HYST\_VPWR}$ for this unit		250	300	400	mV
$V_{UVLO\_RISING\_VREF}$	$V_{REF}$ rising UVLO threshold in mode 0	Use standard mode 0 set up. Set $\overline{EN} = 0\text{ V}$ , load $D+$ to $45\text{ }\Omega$ , $VD+ = 3.3\text{ V}$ . Set $V_{REF} = 2.5\text{ V}$ , and step up $V_{REF}$ until 90% of $VD+$ appears on $D+$		2.6	2.7	2.9	V
$V_{UVLO\_HYST\_VREF}$	$V_{REF}$ UVLO hysteresis	Use standard mode 0 set up. Set $\overline{EN} = 0\text{ V}$ , load $D+$ to $45\text{ }\Omega$ , $VD+ = 3.3\text{ V}$ . Set $V_{REF} = 3\text{ V}$ , and step down $V_{REF}$ until $D+$ falls to 10% of $VD+$ . This gives $V_{UVLO\_FALLING\_VREF} - V_{UVLO\_RISING\_VREF} = V_{UVLO\_HYST\_VREF}$ for this unit		75	125	200	mV
$I_{VPWR\_DISABLE\_D\_MODE0}$	$V_{PWR}$ disabled current consumption	Use standard mode 0. $\overline{EN} = 5\text{ V}$ . Measure current into $V_{PWR}$				110	$\mu\text{A}$
$I_{VPWR\_DISABLE\_D\_MODE1}$	$V_{PWR}$ disabled current consumption	Use standard mode 1. $\overline{EN} = 5\text{ V}$ . Measure current into $V_{PWR}$				110	$\mu\text{A}$
$I_{VREF\_DISABLE\_D}$	$V_{REF}$ disabled current consumption mode 0	Use standard mode 0. $\overline{EN} = 5\text{ V}$ . Measure current into $V_{REF}$				10	$\mu\text{A}$
$I_{VPWR\_MODE0}$	$V_{PWR}$ operating current consumption	Use standard mode 0. $\overline{EN} = 0\text{ V}$ . Measure current into $V_{PWR}$				250	$\mu\text{A}$
$I_{VPWR\_MODE1}$	$V_{PWR}$ operating current consumption	Use standard mode 1. $\overline{EN} = 0\text{ V}$ . Measure current into $V_{PWR}$				350	$\mu\text{A}$
$I_{VREF}$	$V_{REF}$ operating current consumption mode 0	Use standard mode 0. $\overline{EN} = 0\text{ V}$ . Measure current into $V_{REF}$			12	20	$\mu\text{A}$
$I_{CHG\_VREF}$	$V_{REF}$ fast charge current	Standard mode 1. $0.1\text{ }\mu\text{F} < C_{VREF} < 3\text{ }\mu\text{F}$ . Set-up for charging to $3.3\text{ V}$ . Use a high voltage capacitor that does not derate capacitance up the $3.3\text{ V}$ . Measure slope to calculate the current when $C_{VREF}$ cap is being charged. Test to check this OPEN LOOP method			22		mA

## Power Supply and Supply Current Consumption Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{D\_OFF\_LEAK\_S\_TB}$	Mode 0. Measured flowing into D+ or D– supply, $V_{PWR} = 0$ V, $VD_+$ or $VD_- = 18$ V, $\overline{EN} = 0$ V, $V_{REF} = 0$ V, $D_{\pm} = 0$ V	–1		1	$\mu$ A
$I_{D\_ON\_LEAK\_STB}$	Mode 0. Measured flowing into D+ or D– supply, $V_{PWR} = 5$ V, $VD_+$ or $VD_- = 18$ V, $\overline{EN} = 0$ V, $V_{REF} = 3.3$ V, $D_{\pm} = 0$ V	–1		1	$\mu$ A
$I_{VD\_OFF\_LEAK\_STB}$	Mode 0. Measured flowing out of $VD_+$ or $VD_-$ supply, $V_{PWR} = 0$ V, $VD_+$ or $VD_- = 18$ V, $\overline{EN} = 0$ V, $V_{REF} = 0$ V, $D_{\pm} = 0$ V			120	
$I_{VD\_ON\_LEAK\_S\_TB}$	Mode 0. Measured flowing out of $VD_+$ or $VD_-$ supply, $V_{PWR} = 5$ V, $VD_+$ or $VD_- = 18$ V, $\overline{EN} = 0$ V, $V_{REF} = 3.3$ V, $D_{\pm} = 0$ V			120	$\mu$ A
$I_{VPWR\_TO\_VREF\_LEAK}$	Leakage from VPWR to VREF Use standard mode 0. Set $V_{REF} = 0$ V. Measured current flowing out of VREF pin			1	$\mu$ A
$I_{VREF\_TO\_VPWR\_LEAK}$	Leakage from VREF to VPWR Use standard mode 0. Set $VPWR = 0$ V. Measured as current flowing out of VPWR pin			1	$\mu$ A

## 6.9 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
<b>ENABLE PIN AND VREF FAST CHARGE</b>						
$T_{VREF\_CHG}$	VREF fast charge time	Time between when 5 V is applied to $V_{PWR}$ , and $V_{REF}$ reaches $V_{VREF\_FAST\_CHG}$ . Needs to happen before or at same time $t_{ON\_STARTUP}$ completes		0.5	1	ms
$T_{ON\_STARTUP\_MODE0}$	Device turnon time from UVLO mode 0	Mode 0. $\overline{EN} = 0$ V, measured from $V_{PWR}$ and $V_{REF} = UVLO^+$ to data FET ON, $V_{PWR}$ comes to $UVLO^+$ second. Place 3.3 V on $VD_{\pm}$ . Ramp $V_{REF}$ to 3.3 V, then $VPWR$ to 5 V and measure the time it takes for $D_{\pm}$ to reach 90% of $VD_{\pm}$		0.5	1	ms
$T_{ON\_STARTUP\_MODE1}$	Device turnon time from UVLO mode 1	Informative. mode 1. $\overline{EN} = 0$ V, measured from $V_{PWR} = UVLO^+$ to data FET ON		0.5 + $T_{CHG\_C\_VREF}$		ms
$T_{ON\_STARTUP\_MODE1\_3.3V}$	Device turnon time from UVLO mode 1	Mode 1. $\overline{EN} = 0$ V, measured from $V_{PWR} = UVLO^+$ to data FET ON, $C_{VREF} = 1$ $\mu$ F, $V_{REF\_FINAL} = 3.3$ V. Measure the time it takes for $D_{\pm}$ to reach 90% of $VD_{\pm}$		0.6	1	ms
$T_{ON\_EN\_MODE0}$	Device turnon time mode 0	Mode 0. $V_{PWR} = 5$ V, $V_{REF} = 3.3$ V, time from $\overline{EN}$ is asserted until data FET is ON. Place 3.3 V on $VD_{\pm}$ , measure the time it takes for $D_{\pm}$ to reach 90% of $VD_{\pm}$		150		$\mu$ s
$T_{ON\_EN\_MODE1}$	Device turnon time mode 1	Mode 1. $V_{PWR} = 5$ V, $V_{REF\_INITIAL} = 0$ V, time from $\overline{EN}$ is asserted until data FET is ON. Place 3.3 V on $VD_{\pm}$ , measure the time it takes for $D_{\pm}$ to reach 90% of $VD_{\pm}$		150 + $T_{CHG\_V\_REF}$		$\mu$ s
$T_{ON\_EN\_MODE1\_3.3V}$	Device turnon time mode 1 for $V_{REF} = 3.3$ V	Mode 1. $V_{PWR} = 5$ V, $V_{REF\_INITIAL} = 0$ V, time from $\overline{EN}$ is asserted until data FET is ON. Place 3.3 V on $VD_{\pm}$ , measure the time it takes for $D_{\pm}$ to reach 90% of $VD_{\pm}$ . $C_{VREF} = 1$ $\mu$ F, $V_{REF\_FINAL} = 3.3$ V		300		$\mu$ s
$T_{OFF\_EN}$	Device turnoff time	Mode 0 or 1. $V_{PWR} = 5$ V, $V_{REF} = 3.3$ V, time from $\overline{EN}$ is deasserted until data FET is off. Place 3.3 V on $VD_{\pm}$ , measure the time it takes for $D_{\pm}$ to fall to 10% of $VD_{\pm}$ , $R_{D_{\pm}} = 45$ $\Omega$		5		$\mu$ s
$T_{CHG\_CVREF}$	Time to charge $C_{VREF}$	Informative. Mode 1. Time from $V_{REF} = 0$ V to $80\% \times V_{REF\_FINAL}$ after $\overline{EN}$ transitions from high to low		$(C_{VREF} \times 0.8 (V_{REF\_FINAL} - V_{REF\_INITIAL})) / (I_{CHG\_VREF})$		s
$T_{CHG\_CVREF\_3.3V}$	Time to charge $C_{VREF}$ to 3.3 V	Mode 1. Time from $V_{REF} = 0$ V to $90\% \times 3.3$ V after $\overline{EN}$ transitions from high to low, $C_{VREF} = 1$ $\mu$ F		132		$\mu$ s




## Timing Requirements (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$T_{CHG\_CVREF\_0.66V}$	Time to charge $C_{VREF}$ to 0.66 V	Mode 1. Time from $V_{REF} = 0$ V to $90\% \times 0.63$ V after $\overline{EN}$ transitions from high to low, $C_{VREF} = 1$ $\mu$ F. $R_{TOP} = 47.5$ k $\Omega \pm 1\%$ , $R_{BOT} = 150$ k $\Omega \pm 1\%$		26		$\mu$ s
<b>OVERVOLTAGE PROTECTION</b>						
$t_{OVP\_response\_VBUS}$	OVP response time to VBUS	Mode 0 or 1. Measured from OVP condition to FET turn off. Short $VD_{\pm}$ to 5 V and measure the time it takes $D_{\pm}$ voltage to reach $0.1 \times V_{D_{\pm\_CLAMP\_MAX}}$ from the time the 5-V hot-plug is applied. $R_{LOAD\_D_{\pm}} = 45$ $\Omega$ . <sup>(1) (2)</sup>		2		$\mu$ s
$t_{OVP\_response}$	OVP response time	Mode 0 or 1. Measured from OVP condition to FET turn off. Short $VD_{\pm}$ to 18 V and measure the time it takes $D_{\pm}$ voltage to reach $0.1 \times V_{D_{\pm\_CLAMP\_MAX}}$ from the time the 18-V hot-plug is applied. $R_{LOAD\_D_{\pm}} = 45$ $\Omega$ . <sup>(1) (2)</sup>		0.1	1	$\mu$ s
$t_{OVP\_Recov\_FLT}$	Recovery time $\overline{FLT}$ pin	Measured from OVP clear to $\overline{FLT}$ deassertion <sup>(1)</sup>		32		ms
$t_{OVP\_Recov\_FET}$	Recovery time for data FET to turn back on	Measured from OVP clear until FET turns back on. Drop $VD+$ from 16 V to 3.3 V with $V_{REF} = 3.3$ V, measure time it takes for $D+$ to reach 90% of 3.3 V		32		ms
$t_{OVP\_ASSERT}$	$\overline{FLT}$ assertion time	Measured from OVP on $VD+$ or $VD-$ to $\overline{FLT}$ assertion	12.6	18	23.4	ms

(1) Shown in [Figure 1](#).

(2) Specified by design, not production tested.



(1) OVP Operation –  $VD+$ ,  $VD-$

**图 1. TPD2S701-Q1 Timing Diagram**

## 6.10 Typical Characteristics




Fig1

图 2. 8-kV IEC 61400-4-2 Contact Waveform




Fig2

图 3. -8-kV IEC 61400-4-2 Contact Waveform




Fig3

图 4. 8-kV ISO 10605 (330-pF, 330-Ω) Contact Waveform




Fig4

图 5. -8-kV ISO 10605 (330-pF, 330-Ω) Contact Waveform




Fig5

图 6. Data Line I-V Curve




Fig6

图 7. Data Switch Turnon Time

## Typical Characteristics (接下页)




Fig7

图 8.  $V_{PWR}$  Operating Current vs Bias Voltage





Fig8

图 9.  $V_{PWR}$  Operating Current vs Temperature  
( $V_{PWR} = 5$  V)



D010

图 10.  $V_{D\pm}$  Leakage Current at 7 V Across Temperature  
(Enabled)





Fig1

图 11. Data Switch  $R_{ON}$  vs Bias Voltage



D011

图 12. Data Switch Short-to-5 V Response Waveform




Fig1

图 13.  $\overline{FLT}$  Assertion Time During OVP

## Typical Characteristics (接下页)




图 14.  $\overline{FLT}$  Recover Time After OVP Clear




图 15. Data Switch Differential Bandwidth




图 16. Data Switch Single-Ended Bandwidth




图 17. USB2.0 Eye Diagram (No TPD2S701-Q1)

## Typical Characteristics (接下页)





图 18. USB2.0 Eye Diagram (With TPD2S701-Q1)

## TPD2S701-Q1

ZHCSGF6A – APRIL 2017 – REVISED JULY 2017

[www.ti.com.cn](http://www.ti.com.cn)

## 7 Parameter Measurement Information



Copyright © 2017, Texas Instruments Incorporated

图 19. ESD Setup

## 8 Detailed Description


### 8.1 Overview

The TPD2S701-Q1 is a 2-Channel Data Line Short-to- $V_{BUS}$  and IEC61000-4-2 ESD protection device for automotive high-speed interfaces like USB2.0. The TPD2S701-Q1 contains two data line nFET switches which ensure safe data communication while protecting the internal system circuits from any overvoltage conditions at the VD+ and VD– pins. On these pins, this device can handle overvoltage protection up to 7-V DC. This provides sufficient protection for shorting the data lines to the USB  $V_{BUS}$  rail.

Additionally, the TPD2S701-Q1 has a  $\overline{FLT}$  pin which provides an indication when the device sees an overvoltage condition and automatically resets when the overvoltage condition is removed. The TPD2S701-Q1 also integrates IEC ESD clamps on the VD+ and VD– pins, thus eliminating the need for external TVS clamp circuits in the application.

The TPD2S701-Q1 has an internal oscillator and charge pump that controls the turnon of the internal nFET switches. The internal oscillator controls the timers that enable the charge pump and resets the open-drain  $\overline{FLT}$  output. If VD+ and VD– are less than  $V_{OVP}$ , the internal charge pump is enabled. After an internal delay, the charge-pump starts-up, turning on the internal nFET switches. At any time, if VD+ or VD– rises above  $V_{OVP}$ , TPD2S701-Q1 asserts  $\overline{FLT}$  pin LOW and the nFET switches are turned off.

### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

## 8.3 Feature Description

### 8.3.1 OVP Operation

When the VD+, or VD– voltages rise above  $V_{OVP}$ , the internal nFET switches are turned off, protecting the transceiver from overvoltage conditions. The response is very rapid, with the FET switches turning off in less than 1  $\mu$ s. Before the OVP condition, the  $\overline{FLT}$  pin is High-Z, and is pulled HIGH via an external resistor to indicate there is no fault. Once the OVP condition occurs, the  $\overline{FLT}$  pin is asserted LOW. When the VD+, or VD– voltages returns below  $V_{OVP} - V_{HYS-OVP}$ , the nFET switches are turned on again. When the OVP condition is cleared and the nFETs are completely turned on, the  $\overline{FLT}$  is reset to high-Z.

### 8.3.2 OVP Threshold




图 20. OVP Threshold

The OVP Threshold  $V_{OVP}$  is set by  $V_{REF}$  according to 公式 1, 公式 2 and 公式 3.

$$V_{OVP} = 1.25 \times V_{REF} \quad (1)$$

$$V_{REF} \leq 3.6 \text{ V} \quad (2)$$

$$V_{OVP} = 4.5 \text{ V for } V_{REF} > 3.6 \text{ V} \quad (3)$$

公式 1, 公式 2 and 公式 3 yield the typical  $V_{OVP}$  values. See the parametric tables for the minimum and maximum values that include variation over temperature and process. 图 20 gives a graphical representation of the relationship between  $V_{OVP}$  and  $V_{REF}$ .

$V_{REF}$  can be set either by an external regulator (Mode 0) or an internal adjustable regulator (Mode 1). See the [V<sub>REF</sub> Operation](#) section for more details on how to operate  $V_{REF}$  in Mode 0 and Mode 1.

### 8.3.3 D± Clamping Voltage

The TPD2S701-Q1 provides a differentiated device architecture which allows the system designer to control the clamping voltage the protected transceiver sees from the D+ and D– pins. This architecture allows the system designer to minimize the amount of stress the transceiver sees during ESD events. The clamping voltage that appears on the D+ and D– lines during an ESD event obeys 公式 4.

$$V_{CLAMP\_DP/M} = V_{REF} + V_{BR} + I_{RDYN} \quad (4)$$



## Feature Description (接下页)

Where  $V_{BR}$  approximately = 0.7 V,  $I_{R_{DYN}}$  approximately = 1 V. By adjusting  $V_{REF}$ , the clamping voltage of the D+ and D– lines can be adjusted. As  $V_{REF}$  also controls the OVP threshold, take care to insure that the  $V_{REF}$  setting both satisfies the OVP threshold requirements while simultaneously optimizing system protection on the D+ and D– lines.

The size of the capacitor used on the  $V_{REF}$  pin also influences the clamping voltage as transient currents during ESD events flow into the  $V_{REF}$  capacitor. This causes the  $V_{REF}$  voltage to increase, and likewise the clamping voltage on D± according to 公式 4. The larger capacitor that is used, the better the clamping performance of the device is going to be. See the parametric tables for the clamping performance of the TPD2S701-Q1 with a 1-μF capacitor.

## 8.4 Device Functional Modes

The TPD2S701-Q1 has two modes of operation which vary the way the VREF pin functions. In Mode 0, the VREF pin is connected to an external regulator which sets the voltage on the VREF pin. In Mode 1, the TPD2S701-Q1 uses an adjustable internal regulator to set the VREF voltage. Mode 1 enables the system designer to operate the TPD2S701-Q1 with a single power supply, and have the flexibility to easily set the VREF voltage to any voltage between 0.6 V and 3.8 V with two external resistors.

## 9 Application and Implementation

### 注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPD2S701-Q1 offers 2-channels of short-to-VBUS protection and IEC ESD protection for automotive high speed interfaces such as USB 2.0. For the overvoltage protection (OVP), this device integrates N-channel FET's which quickly isolate (200 ns) the protected circuitry in the event of an overvoltage condition on the VD+ and VD– lines. With respect to the ESD protection, the TPD2S701-Q1 has an internal clamping diode on each data line (VD+ and VD–) which provides 8-kV contact ESD protection and 15-kV air-gap ESD protection. More details on the internal components of the TPD2S701-Q1 can be found in the [Overview](#) section.

The TPD2S701-Q1 also has the ability to vary the OVP threshold based on the configuration of the Mode pin and the voltage present on the VREF pin (0.6 V-4.5 V). This functionality is discussed in greater depth in the [OVP Threshold](#) section. Once the VREF threshold is crossed, a fault is detectable to the user through the FLT pin, where 5 V on the pin indicates no fault is detected, and 0 V-0.4 V represents a fault condition. [图 21](#) shows the TPD2S701-Q1 in a typical application, interfacing between the protected internal circuitry and the connector side, where ESD vulnerability is at its highest.

### 9.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

**图 21. USB 2.0 Port With Short-to-V<sub>BUS</sub> and IEC ESD Protection**

## Typical Application (接下页)

### 9.2.1 Design Requirements

#### 9.2.1.1 Device Operation

表 1 gives the complete device functionality in response to the  $\overline{\text{EN}}$  pin, to overvoltage conditions at the connector ( $\text{VD}_{\pm}$  pins), to thermal shutdown, and to the conditions of the  $\text{V}_{\text{PWR}}$ ,  $\text{V}_{\text{REF}}$ , and  $\text{MODE}$  pins.

**表 1. Device Operation Table**

Functional Mode	$\overline{\text{EN}}$	MODE	$\text{V}_{\text{REF}}$	$\text{V}_{\text{PWR}}$	$\text{VD}_{\pm}$	TJ	$\overline{\text{FLT}}$	Comments
<b>NORMAL OPERATION</b>								
Mode 0 unpowered 1	X	$\text{R}_{\text{bot}} \leq 2.6 \text{ k}\Omega$	X	X	X	X	H	Device unpowered, data switches open
Mode 0 unpowered 2	X	$\text{R}_{\text{bot}} \leq 2.6 \text{ k}\Omega$	X	X	X	X	H	Device unpowered, data switches open
Mode 1 unpowered	X	$\text{R}_{\text{top}} \parallel \text{R}_{\text{bot}} > 14 \text{ k}\Omega$	X	X	X	X	H	Device unpowered, data switches open
Mode 0 disabled	H	$\text{R}_{\text{bot}} \leq 2.6 \text{ k}\Omega$	>UVLO	>UVLO	X	<TSD	H	Device disabled, data switches open
Mode 1 disabled	H	$\text{R}_{\text{top}} \parallel \text{R}_{\text{bot}} > 14 \text{ k}\Omega$	Set by $\text{R}_{\text{top}}$ and $\text{R}_{\text{bot}}$	>UVLO	X	<TSD	H	Device disabled, data switches open, $\text{V}_{\text{REF}}$ is disabled
Mode 0 enabled	L	$\text{R}_{\text{bot}} \leq 2.6 \text{ k}\Omega$	>UVLO	>UVLO	<OVP	<TSD	H	Device enabled, data switches closed, $\text{V}_{\text{REF}}$ is the value set by the power supply on $\text{V}_{\text{REF}}$
Mode 1 enabled	L	$\text{R}_{\text{top}} \parallel \text{R}_{\text{bot}} > 14 \text{ k}\Omega$	Set by $\text{R}_{\text{top}}$ and $\text{R}_{\text{bot}}$	>UVLO	<OVP	<TSD	H	Device enabled, data switches closed, $\text{V}_{\text{REF}}$ is the value set by the $\text{R}_{\text{top}}$ and $\text{R}_{\text{bot}}$ resistor divider
<b>FAULT CONDITIONS</b>								
Mode 0 thermal shutdown	X	$\text{R}_{\text{bot}} \leq 2.6 \text{ k}\Omega$	X	>UVLO	X	>TSD	L	Thermal shutdown, data switches opened, $\overline{\text{FLT}}$ pin asserted
Mode 1 thermal shutdown	X	$\text{R}_{\text{top}} \parallel \text{R}_{\text{bot}} > 14 \text{ k}\Omega$	Set by $\text{R}_{\text{top}}$ and $\text{R}_{\text{bot}}$	>UVLO	X	>TSD	L	Thermal shutdown, data switches opened, $\text{V}_{\text{REF}}$ is disabled, $\overline{\text{FLT}}$ pin asserted
Mode 0 OVP fault	L	$\text{R}_{\text{bot}} \leq 2.6 \text{ k}\Omega$	>UVLO	>UVLO	>OVP	<TSD	L	Data line overvoltage protection mode. OVP is set relative to the voltage on $\text{V}_{\text{REF}}$ . Data switches opened, $\overline{\text{FLT}}$ pin asserted
Mode 1 OVP fault	L	$\text{R}_{\text{top}} \parallel \text{R}_{\text{bot}} > 14 \text{ k}\Omega$	Set by $\text{R}_{\text{top}}$ and $\text{R}_{\text{bot}}$	>UVLO	>OVP	<TSD	L	Data line overvoltage protection mode. OVP is set relative to the voltage on $\text{V}_{\text{REF}}$ . Data switches opened, fault pin asserted

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 $\text{V}_{\text{REF}}$ Operation

The TPD2S701-Q1 has two modes of operation which vary the way the  $\text{V}_{\text{REF}}$  pin functions. In Mode 0, the  $\text{V}_{\text{REF}}$  pin is connected to an external regulator which sets the voltage on the  $\text{V}_{\text{REF}}$  pin. In Mode 1, the TPD2S701-Q1 uses an adjustable internal regulator to set the  $\text{V}_{\text{REF}}$  voltage. Mode 1 enables the system designer to operate the TPD2S701-Q1 with a single power supply, and have the flexibility to easily set the  $\text{V}_{\text{REF}}$  voltage to any voltage between 0.6 V and 3.8 V with two external resistors.

##### 9.2.2.1.1 Mode 0

To set the device into Mode 0, ensure that  $\text{R}_{\text{bot}}$ , resistance between the  $\text{MODE}$  pin and ground, is less than 2.6 k $\Omega$ . The easiest way to implement Mode 0 is to directly connect the mode pin to GND on your PCB. With this resistance condition met, connect  $\text{V}_{\text{REF}}$  to an external regulator to set the  $\text{V}_{\text{REF}}$  voltage.

### 9.2.2.1.2 Mode 1

To operate in Mode 1, ensure that  $R_{top} \parallel R_{bot}$ , resistance between the MODE pin and ground, is greater than 14 kΩ. This is accomplished by insuring  $R_{top} \parallel R_{bot} > 14 \text{ k}\Omega$  because when the device is initially powered up,  $V_{REF}$  is at ground until the internal circuitry recognizes if the device is in Mode 1 or Mode 2.

In Mode 1,  $V_{REF}$  is set by using an internal regulator to set the voltage. Using a resistor divider off of a feedback comparator is how to set  $V_{REF}$ , similar to a standard LDO or DC/DC.  $V_{REF}$  is set in Mode 1 according to 公式 5.

$$V_{REF} = \frac{V_{MODE}(R_{TOP} + R_{BOT})}{R_{BOT}} \quad (5)$$

公式 5 yields the typical value for  $V_{REF}$ . When using  $\pm 1\%$  resistors  $R_{TOP}$  and  $R_{BOT}$ ,  $V_{REF}$  accuracy is going to be  $\pm 5\%$ . Therefore, the minimum and maximum values for  $V_{REF}$  can be calculated off of the typical  $V_{REF}$ . The parametric tables above give example  $R_{TOP}$  and  $R_{BOT}$  resistors to use for standard output  $V_{REF}$  voltages for Mode 1.

### 9.2.2.2 Mode 1 Enable Timing

In Mode 1, when the TPD2S701-Q1 is disabled, the output regulator is disabled, leading  $V_{REF}$  to discharge to 0 V through  $R_{TOP}$  and  $R_{BOT}$ . It is desired for  $V_{REF}$  to be at 0 V when the device is disabled to minimize the clamping voltage during a power disabled ESD event. If  $V_{REF}$  is at 0 V, this holds  $D_{\pm}$  near ground during these fault events.

When enabling the TPD2S701-Q1,  $V_{REF}$  is quickly charged up to insure a quick turnon time of the Data FETs. Data FET turnon is gated by  $V_{REF}$  reaching 80% of its final voltage plus 150 μs to insure a proper OVP threshold is set before passing data. This prevents false OVPs due to normal operation. Because Data FET turnon is gated by charging the  $V_{REF}$  clamping capacitor, the size of the capacitor influences the turnon time of the Data switches. The TPD2S701-Q1's internal regulator uses a constant current source to quickly charge the  $V_{REF}$  clamping capacitor, so the charging time of  $C_{VREF}$  can easily be calculated with 公式 6.

$$t_{CHG\_CVREF} = \frac{C_{VREF} \times 0.8(V_{REF\_FINAL})}{I_{CHG\_VREF}} \quad (6)$$

Where  $C_{VREF}$  is the clamping capacitance on  $V_{REF}$ ,  $V_{REF\_FINAL}$  is the final value  $V_{REF}$  is set to, and  $I_{CHG\_VREF} = 22 \text{ mA}$  (typical). If  $V_{REF} = 1 \text{ V}$ , 0.8 is used in the above equation because 80% of  $V_{REF}$  is the amount of time that gates the turnon of the Data FETs. Once  $t_{CHG\_CVREF}$  is calculated, the typical turnon time of the Data FETs can be calculated from 公式 7.

$$t_{ON\_EN\_MODE1} = t_{CHG\_CVREF} + 150 \mu\text{s} \quad (7)$$

## 9.2.3 Application Curves




图 22. USB2.0 Eye Diagram (Board Only, Through Path)




图 23. USB2.0 Eye Diagram (System from Typical Application Schematic)

## 10 Power Supply Recommendations

### 10.1 $V_{PWR}$ Path

The  $V_{PWR}$  pin provides power to the TPD2S701-Q1. A 10- $\mu$ F capacitor is recommended on  $V_{PWR}$  as close to the pin as possible for localized decoupling of transients. A supply voltage above the UVLO threshold for  $V_{PWR}$  must be supplied for the device to power on.

### 10.2 $V_{REF}$ Pin

The  $V_{REF}$  pin provides a voltage reference for the data switch OVP level as well as a bypass for ESD clamping. A 1- $\mu$ F capacitor must be placed as close to the pin as possible and the supply must be set to be above the UVLO threshold for  $V_{REF}$ .

## 11 Layout

### 11.1 Layout Guidelines

Proper routing and placement maintains signal integrity for high-speed signals. The following guidelines apply to the TPD2S701-Q1:

- Place the bypass capacitors as close as possible to the VPWR and VREF pins. Capacitors must be attached to a solid ground. This minimizes voltage disturbances during transient events such as ESD or overcurrent conditions.
- High speed traces (data switch path) must be routed as straight as possible and any sharp bends must be minimized.

Standard ESD recommendations apply to the VD+, VD- pins as well:

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

### 11.2 Layout Example




图 24. TPD2S701-Q1 Layout

## 12 器件和文档支持

### 12.1 文档支持

#### 12.1.1 相关文档

请参阅如下相关文档：

《TPD2S701-Q1 评估模块用户指南》

### 12.2 接收文档更新通知

要接收文档更新通知，请导航至 TI.com 上的器件产品文件夹。请单击右上角的通知我 进行注册，即可收到任意产品信息更改每周摘要。有关更改的详细信息，请查看任意已修订文档中包含的修订历史记录。

### 12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

**TI E2E™ 在线社区** TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.6 Glossary

**SLYZ022** — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## **13 机械、封装和可订购信息**

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时，我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本，请参见左侧的导航栏。



## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPD2S701QDGSRQ1</a>	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	15R
TPD2S701QDGSRQ1.A	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	15R
<a href="#">TPD2S701QDSKRQ1</a>	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14H
TPD2S701QDSKRQ1.A	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14H

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2S701QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPD2S701QDSKRQ1	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD2S701QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
TPD2S701QDSKRQ1	SON	DSK	10	3000	210.0	185.0	35.0



4221984/A 05/2015

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.

# EXAMPLE BOARD LAYOUT


DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS  
NOT TO SCALE

4221984/A 05/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


## GENERIC PACKAGE VIEW

**DSK 10**

**WSON - 0.8 mm max height**

**2.5 x 2.5 mm, 0.5 mm pitch**

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4225304/A







**DSK0010A**

**WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:20X



## SOLDER MASK DETAILS

4218903/C 09/2025


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

**DSK0010A**

**WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



## SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11  
84% PRINTED SOLDER COVERAGE BY AREA  
SCALE:20X

4218903/C 09/2025

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月