

**TMUX7236** ZHCSQ93B - MARCH 2022 - REVISED DECEMBER 2023

# TMUX7236 具有闩锁效应抑制和 1.8V 逻辑电平的 44V、低 RON、2:1 (SPDT)、双 通道精密开关

### 1 特性

闩锁效应抑制

双电源电压范围: ±4.5 V 至 ±22 V 单电源电压范围:4.5 V 至 44 V

低导通电阻:2Ω

高电流支持:330 mA(最大值)(WQFN)

- 40°C 至 +125°C 工作温度

兼容 1.8 V 逻辑电平

• 逻辑引脚上具有集成的下拉电阻器

• 失效防护逻辑

• 轨至轨运行

• 双向运行

### 2 应用

- 燃气表
- 流量变送器
- 工厂自动化和工业控制
- 可编程逻辑控制器 (PLC)
- 模拟输入模块
- 半导体测试
- 数据采集系统
- 超声波扫描仪
- 光纤网络
- 光学测试设备
- 远程无线电单元
- 有线网络
- 患者监护和诊断

### 3 说明

TMUX7236 是一款具有闩锁效应抑制特性的互补金属 氧化物半导体 (CMOS) 开关,采用双通道 2:1 配置。 该器件在双电源(±5V至 ±22V)、单电源(5V至 44V)或非对称电源(例如 V<sub>DD</sub> = 12V, V<sub>SS</sub> = -5V) 供电时均能正常运行。TMUX7236 可在源极 (Sx) 和漏 极 (D) 引脚上支持从 V<sub>SS</sub> 到 V<sub>DD</sub> 范围的双向模拟和数 字信号。


所有逻辑控制输入均支持 1.8V 到 V<sub>DD</sub> 的逻辑电平,当 器件在有效电源电压范围内运行时,可实现 TTL 和 CMOS 逻辑兼容性。失效防护逻辑电路允许先在控制 引脚上施加电压,然后在电源引脚上施加电压,从而保 护器件免受潜在的损害。

TMUX72xx 系列具有闩锁效应抑制特性,可防止器件 内寄生结构之间通常由过压事件引起的大电流不良事 件。闩锁状态通常会一直持续到电源轨关闭为止,并可 能导致器件故障。闩锁效应抑制特性使得 TMUX72xx 系列开关和多路复用器能够在恶劣的环境中使用。

### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>			
TMUX7236	RUM ( WQFN , 16 )	4mm × 4mm			
	PW ( TSSOP , 16 )	5mm × 6.4mm			

- 有关详细信息,请参阅节11。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。






## **Table of Contents**

1 特性 1	6.8 Propagation De
2 应用 1	6.9 Charge Injection
3 说明1	6.10 Off Isolation
4 Pin Configuration and Functions3	6.11 Crosstalk
5 Specifications4	6.12 Bandwidth
5.1 Absolute Maximum Ratings4	6.13 THD + Noise
5.2 ESD Ratings4	6.14 Power Supply
5.3 Thermal Information5	7 Detailed Description
5.4 Recommended Operating Conditions5	7.1 Functional Bloc
5.5 Source or Drain Continuous Current5	7.2 Feature Descrip
5.6 ±15 V Dual Supply: Electrical Characteristics6	7.3 Device Function
5.7 ±15 V Dual Supply: Switching Characteristics7	7.4 Truth Tables
5.8 ±20 V Dual Supply: Electrical Characteristics8	8 Application and Im
5.9 ±20 V Dual Supply: Switching Characteristics9	8.1 Application Info
5.10 44 V Single Supply: Electrical Characteristics 10	8.2 Typical Applicat
5.11 44 V Single Supply: Switching Characteristics 11	8.3 Power Supply F
5.12 12 V Single Supply: Electrical Characteristics 12	8.4 Layout
5.13 12 V Single Supply: Switching Characteristics 13	9 Device and Docum
5.14 Typical Characteristics14	9.1 Documentation
6 Parameter Measurement Information19	9.2 接收文档更新通
6.1 On-Resistance19	9.3 支持资源
6.2 Off-Leakage Current19	9.4 Trademarks
6.3 On-Leakage Current20	9.5 术语表
6.4 Transition Time20	9.6 静电放电警告
6.5 t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub> 21	10 Revision History.
6.6 Break-Before-Make21	11 Mechanical, Pack
6.7 t <sub>ON (VDD)</sub> Time22	Information

0.6 Propagation Delay	22
6.9 Charge Injection	23
6.10 Off Isolation	23
6.11 Crosstalk	24
6.12 Bandwidth	24
6.13 THD + Noise	25
6.14 Power Supply Rejection Ratio (PSRR)	2 <mark>5</mark>
7 Detailed Description	26
7.1 Functional Block Diagram	26
7.2 Feature Description	26
7.3 Device Functional Modes	28
7.4 Truth Tables	28
8 Application and Implementation	29
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	
9.1 Documentation Support	34
9.2 接收文档更新通知	34
9.3 支持资源	34
9.4 Trademarks	34
9.5 术语表	34
9.6 静电放电警告	34
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	35



## **4 Pin Configuration and Functions**






图 4-1. RUM Package, 16-Pin WQFN (Top View)

图 4-2. PW Package, 16-Pin TSSOP (Top View)

表 4-1. Pin Functions

	PIN				TYPE(1)	DESCRIPTION
NAME	TSSOP	WQFN	ITPE	DESCRIPTION		
D1	3	1	I/O	Drain pin. Can be an input or output.		
D2	11	9	I/O	Drain pin. Can be an input or output.		
GND	6	4	Р	Ground (0 V) reference		
NC	7, 8, 15,16	5, 7, 13, 14	_	No internal connection. Can be shorted to GND or left floating.		
S1A	2	16	I/O	Source pin 1A. Can be an input or output.		
S1B	4	2	I/O	Source pin 1B. Can be an input or output.		
S2A	10	8	I/O	Source pin 2A. Can be an input or output.		
S2B	12	10	I/O	Source pin 2B. Can be an input or output.		
EN	14	12	I	Active high logic enable, has internal pull-up resistor. When this pin is low, all switches are turned off. When this pin is high, the SEL logic input determine which switch is turned on.		
SEL1	1	15	ļ	Logic control input, has internal pull-down resistor. Controls the switch connection as shown in 节 7.4.		
SEL2	9	6	I	Logic control input, has internal pull-down resistor. Controls the switch connection as shown in 节 7.4.		
V <sub>DD</sub>	13	11	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>DD</sub> and GND.		
V <sub>SS</sub>	5	3	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND.		
Thermal Pad		_	The thermal pad is not connected internally. There is no requirement to electrically connect this pad. If connected, however, it is recommended that the pad be left floating or tied to GND.			

Product Folder Links: TMUX7236

(1) I = input, O = output, P = power



### **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V <sub>DD</sub> - V <sub>SS</sub>			48	V
V <sub>DD</sub>	Supply voltage	- 0.5	48	V
V <sub>SS</sub>		- 48	0.5	V
V <sub>SEL</sub> or V <sub>EN</sub>	Logic control input pin voltage (SELx)	- 0.5	48	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (SELx)	- 30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (Sx, Dx)	V <sub>SS</sub> - 0.5	V <sub>DD</sub> +0.5	V
I <sub>IK</sub>	Diode clamp current <sup>(3)</sup>	- 30	30	mA
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, Dx)		I <sub>DC</sub> + 10 % <sup>(4)</sup>	mA
T <sub>A</sub>	Ambient temperature	- 55	150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C
TJ	Junction temperature		150	°C
P <sub>tot</sub>	Total power dissipation (QFN) <sup>(5)</sup>		1650	mW
P <sub>tot</sub>	Total power dissipation (TSSOP) <sup>(5)</sup>		720	mW

Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) All voltages are with respect to ground, unless otherwise specified.
- Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- Refer to Source or Drain Continuous Current table for IDC specifications.
- For QFN package: P<sub>tot</sub> derates linearly above T<sub>A</sub> = 70°C by 24.2mW/°C.

#### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±500	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Product Folder Links: TMUX7236

English Data Sheet: SCDS417

#### 5.3 Thermal Information

		TMUX		
	THERMAL METRIC <sup>(1)</sup>	RUM (WQFN)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	41.5	97.1	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	25.1	25.6	°C/W
R <sub>θ JB</sub>	Junction-to-board thermal resistance	16.5	44.1	°C/W
$\Psi$ JT	Junction-to-top characterization parameter	0.3	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	16.4	43.4	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.9	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **5.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD} - V_{SS}$ (1)	Power supply voltage differential	4.5	44	V
$V_{DD}$	Positive power supply voltage	4.5	44	V
V <sub>S</sub> or V <sub>D</sub>	Signal path input/output voltage (source or drain pin) (Sx, D)	V <sub>SS</sub>	$V_{DD}$	V
V <sub>SEL</sub> or V <sub>EN</sub>	Address or enable pin voltage	0	44	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> <sup>(2)</sup>	mA
T <sub>A</sub>	Ambient temperature	- 40	125	°C

 $V_{DD}$  and  $V_{SS}$  can be any value as long as 4.5 V  $\leqslant$  ( $V_{DD}$  -  $V_{SS}$ )  $\leqslant$  44 V, and the minimum  $V_{DD}$  is met. Refer to *Source or Drain Continuous Current* table for  $I_{DC}$  specifications.

#### 5.5 Source or Drain Continuous Current

at supply voltage of  $V_{DD}$  ± 10%,  $V_{SS}$  ± 10 % (unless otherwise noted)

CONTINU	OUS CURRENT PER CHANNEL (I <sub>DC</sub> ) (2)	T <sub>A</sub> = 25°C	T <sub>Δ</sub> = 85°C	T <sub>Δ</sub> = 125°C	UNIT
PACKAGE	TEST CONDITIONS	1A - 25 C	1A - 65 C	1A - 125 C	UNIT
	+44 V Dual Supply <sup>(1)</sup>	470	300	165	mA
DW (TSSOD)	±15 V Dual Supply	455	300	165	mA
PW (TSSOP)	+12 V Single Supply	355	240	145	mA
	±5 V Dual Supply	335	225	140	mA
	+44 V Single Supply <sup>(1)</sup>	650	400	180	mA
RUM (WQFN)	±15 V Dual Supply	650	400	180	mA
	+12 V Single Supply	500	310	170	mA
	±5 V Dual Supply	450	290	160	mA

Specified for nominal supply voltage only.

Refer to Total power dissipation (Ptot) limits in Absolute Maximum Ratings table that must be followed with max continuous current specification.



### 5.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, \ V_{SS} = -15 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$  Typical at  $V_{DD} = +15 \text{ V}, \ V_{SS} = -15 \text{ V}, \ T_A = 25 ^{\circ}\text{C} \ \text{(unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = -10 V to +10 V	25°C		2	2.7	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	- 40°C to +85°C			3.4	Ω
		Refer to On-Resistance	- 40°C to +125°C			2.7	Ω
		V <sub>S</sub> = -10 V to +10 V	25°C		0.1	0.18	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	- 40°C to +85°C			0.19	Ω
	onal mole	Refer to On-Resistance	- 40°C to +125°C			0.21	Ω
		V <sub>S</sub> = -10 V to +10 V	25°C		0.2	0.46	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_{S} = -10 \text{ mA}$	- 40°C to +85°C			0.65	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.7	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	- 40°C to +125°C		0.008		Ω/°C
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	- 0.25	0.05	0.25	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	- 40°C to +85°C	- 3		3	nA
-5(011)	V <sub>D</sub> = -10 V / +10 V Refer to Off-Leakage Current	- 40°C to +125°C	- 20		20	nA	
	Drain off leakage current <sup>(1)</sup>	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Switch state is off $V_{S}$ = +10 V / - 10 V $V_{D}$ = -10 V / + 10 V Refer to Off-Leakage Current	25°C	- 0.6	0.1	0.6	nA
I <sub>D(OFF)</sub>			- 40°C to +85°C	- 7		7	nA
D(O(1)	J		- 40°C to +125°C	- 45		45	nA
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	- 0.25	0.05	0.25	nA
I <sub>S(ON)</sub> I <sub>D(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = \pm 10 \text{ V}$	- 40°C to +85°C	- 3		3	nA
·D(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 20		20	nA
LOGIC INF	PUTS (SEL / EN pins)						
V <sub>IH</sub>	Logic voltage high		- 40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		- 40°C to +125°C	0		0.8	٧
I <sub>IH</sub>	Input leakage current		- 40°C to +125°C		0.4	2	μA
I <sub>IL</sub>	Input leakage current		- 40°C to +125°C	- 1.5	- 0.005		μA
C <sub>IN</sub>	Logic input capacitance		- 40°C to +125°C		3.5		pF
POWER S	UPPLY						
			25°C		35	56	μA
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			65	μA
		Logic inputs – o v, o v, or vpp	- 40°C to +125°C			80	μA
			25°C		5	20	μA
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			24	μA
		3p 2 ., 0 ., 0 U	- 40°C to +125°C			35	μA

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

<sup>(2)</sup> When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

## 5.7 ±15 V Dual Supply: Switching Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, \ V_{SS} = -15 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$   $\text{Typical at V}_{DD} = +15 \text{ V}, \ V_{SS} = -15 \text{ V}, \ T_A = 25 ^{\circ} \text{C} \ \text{(unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 10 V	25°C		110	125	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			140	ns
		Refer to Transition Time	- 40°C to +125°C		110 125 140 140 155 95 120 135 145 145 125 160 175 190 27  0.17 0.18 0.18 720 30 -70 -50 -107 -93 40 -0.15	ns	
		V <sub>S</sub> = 10 V	25°C		95	120	ns
t <sub>ON</sub>	Turn-on time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			135	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C		-	145	ns
		V <sub>S</sub> = 10 V	25°C		125	160	ns
t <sub>OFF</sub>	Turn-off time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			175	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			190	ns
		V <sub>S</sub> = 10 V,	25°C		27		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C	5			ns
		Refer to Break-before-make Time	- 40°C to +125°C	5			ns
		V <sub>DD</sub> rise time = 1 μs	25°C		0.17		ms
t <sub>ON (VDD)</sub>	Device turn on time	$R_L = 300 \Omega$ , $C_L = 35 pF$	- 40°C to +85°C		0.18		ms
	(V <sub>DD</sub> to output)	Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.18		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C		720		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 0 V, C <sub>L</sub> = 100 pF Refer to Charge Injection	25°C		30		pC
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		- 70		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		- 50		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C		- 107		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C		- 93		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		40		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C		- 0.15		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		- 68		dB
THD+N	Total Harmonic Distortion + Noise	$\begin{aligned} &V_{PP} = 15\;V, V_{BIAS} = 0\;V \\ &R_{L} = 10\;k\Omega\;\;, \; C_{L} = 5\;pF, \\ &f = 20\;Hz\;to\;20\;kHz \\ &Refer\;to\;THD\;+\;Noise \end{aligned}$	25°C		0.0006		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		45		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		55		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		165		pF



### 5.8 ±20 V Dual Supply: Electrical Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, V_{SS} = -20 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V (unless otherwise noted)}$  Typical at  $V_{DD} = +20 \text{ V}, V_{SS} = -20 \text{ V}, T_A = 25 ^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = - 15 V to +15 V	25°C		1.7	2.5	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	- 40°C to +85°C			3.2	Ω
		Refer to On-Resistance	- 40°C to +125°C			2.5 3.2 3.8 0.18 0.19 0.21 0.6 0.8 0.95  1 4.5 33 2.2 10 70 1 4.5 33 44 0.8 2 65 74 90 26 30	Ω
		V <sub>S</sub> = - 15 V to +15 V	25°C		0.1	0.18	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	- 40°C to +85°C			0.19	Ω
	onarmois .	Refer to On-Resistance	- 40°C to +125°C			0.21	Ω
		V <sub>S</sub> = - 15 V to +15 V	25°C		0.3	0.6	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_{S} = -10 \text{ mA}$	- 40°C to +85°C			0.8	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.95	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	- 40°C to +125°C		0.008		Ω/°C
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	25°C	- 1	0.05	1	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup> Source off leakage current <sup>(1)</sup> $V_S = +15 \text{ V} / -15 \text{ V}$ $V_D = -15 \text{ V} / +15 \text{ V}$ Refer to Off-Leakage Current	Switch state is off	- 40°C to +85°C	- 4.5		4.5	nA
·3(OFF)		- 40°C to +125°C	- 33		33	nA	
	Drain off leakage current <sup>(1)</sup>	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V}$ Switch state is off $V_{S} = +15 \text{ V}/-15 \text{ V}$ $V_{D} = -15 \text{ V}/+15 \text{ V}$ Refer to Off-Leakage Current	25°C	- 2.2	0.22	2.2	nA
I <sub>D(OFF)</sub>			- 40°C to +85°C	- 10		10	nA
·D(OFF)	Jam on roundge our on		- 40°C to +125°C	- 70		70	nA
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	25°C	- 1	0.05	1	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = \pm 15 \text{ V}$	- 40°C to +85°C	- 4.5		4.5	nA
·D(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 33		33	nA
LOGIC INF	PUTS (SEL / EN pins)						
V <sub>IH</sub>	Logic voltage high		- 40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		- 40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		- 40°C to +125°C		0.4	2	μA
I <sub>IL</sub>	Input leakage current		- 40°C to +125°C	- 1.2	- 0.005		μA
C <sub>IN</sub>	Logic input capacitance		- 40°C to +125°C		3.5		pF
POWER S	UPPLY		1			I	
			25°C		33	65	μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 22 V, $V_{SS}$ = -22 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			74	μΑ
		Logio iriputo – o v, o v, or vpp	- 40°C to +125°C			90	μA
			25°C		7	26	μA
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 22 V, $V_{SS}$ = -22 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			30	μΑ
		Logic inputs – V V, O V, O VDD	- 40°C to +125°C			45	μA

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

<sup>(2)</sup> When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

## 5.9 ±20 V Dual Supply: Switching Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, V_{SS} = -20 \text{ V} \pm 10\%, \text{GND} = 0 \text{ V} \text{ (unless otherwise noted)}$  Typical at  $V_{DD} = +20 \text{ V}, V_{SS} = -20 \text{ V}, T_A = 25 ^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT					
		V <sub>S</sub> = 10 V	25°C		100	160	ns					
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			170	ns					
		Refer to Transition Time	- 40°C to +125°C			180	ns					
		V <sub>S</sub> = 10 V	25°C		95	140	ns					
t <sub>ON</sub>	Turn-on time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			160	ns					
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			180	ns					
		V <sub>S</sub> = 10 V	25°C		125	150	ns					
t <sub>OFF</sub>	Turn-off time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			165	ns					
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			190	ns					
		V <sub>S</sub> = 10 V,	25°C		28		ns					
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C	5			ns					
		Refer to Break-before-make Time	- 40°C to +125°C	5								
		V <sub>DD</sub> rise time = 1 μs	25°C		0.17		ms					
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300 \Omega$ , $C_L = 35 pF$	- 40°C to +85°C		0.18		ns ns ns ns ns ns ns ps pc dB					
	(VDB to output)	Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.18		ns n					
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay					ps					
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 0 V, C <sub>L</sub> = 100 pF Refer to Charge Injection	25°C		45		pC					
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		- 70		dB					
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Off Isolation	= 0 V, f = 1 MHz   25°C		- 50		dB					
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C		- 107		dB					
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C		- 93		dB					
BW	- 3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		35		MHz					
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C		- 0.14		dB					
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C - 68			dB						
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 20 V, $V_{BIAS}$ = 0 V $R_L$ = 10 k $\Omega$ , $C_L$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.0006		%					
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		45		pF					
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		55		pF					
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		165		pF					



## 5.10 44 V Single Supply: Electrical Characteristics

$$\begin{split} &V_{DD} = +44 \text{ V, } V_{SS} = 0 \text{ V, GND} = 0 \text{ V (unless otherwise noted)} \\ &\text{Typical at } V_{DD} = +44 \text{ V, } V_{SS} = 0 \text{ V, } T_A = 25 ^{\circ}\text{C} \text{ (unless otherwise noted)} \end{split}$$

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = 0 V to 40 V	25°C		2	2.4	Ω
R <sub>ON</sub>	On-resistance	I <sub>D</sub> = - 10 mA	- 40°C to +85°C			3.2	Ω
		Refer to On-Resistance	- 40°C to +125°C			3.8	Ω
		V <sub>S</sub> = 0 V to 40 V	25°C		0.1	0.18	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	I <sub>D</sub> = - 10 mA	- 40°C to +85°C			0.19	Ω
	J. T.	Refer to On-Resistance	- 40°C to +125°C			0.21	Ω
		V <sub>S</sub> = 0 V to 40 V	25°C		0.65	0.8	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_D = -10 \text{ mA}$	- 40°C to +85°C			1.1	Ω
		Refer to On-Resistance	- 40°C to +125°C			1.2	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 22 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	- 40°C to +125°C		0.007		Ω/°C
		V <sub>DD</sub> = 44 V, V <sub>SS</sub> = 0 V	25°C	- 1	0.05	1	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = 40 V / 1 V	- 40°C to +85°C	- 7		7	nA nA nA nA
-(,	5(6.1.)	V <sub>D</sub> = 1 V / 40 V Refer to Off-Leakage Current	- 40°C to +125°C	- 50		50	nA
		V <sub>DD</sub> = 44 V, V <sub>SS</sub> = 0 V	25°C	- 2.2	0.12	2.2	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = 40 V / 1 V	- 40°C to +85°C	- 15		15	nA
5(61.1)		V <sub>D</sub> = 1 V / 40 V Refer to Off-Leakage Current	- 40°C to +125°C	- 115		115	nA
		V <sub>DD</sub> = 44 V, V <sub>SS</sub> = 0 V	25°C	- 1	0.05	1	nA
I <sub>S(ON)</sub> I <sub>D(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = 40 \text{ V or } 1 \text{ V}$	- 40°C to +85°C	- 7		7	nA
-D(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 50		50	nA
LOGIC INF	PUTS (SEL / EN pins)	·	•			,	
V <sub>IH</sub>	Logic voltage high		- 40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		- 40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		- 40°C to +125°C		1	2.75	μA
I <sub>IL</sub>	Input leakage current		- 40°C to +125°C	- 1.2	- 0.005		μA
C <sub>IN</sub>	Logic input capacitance		- 40°C to +125°C		3.5		pF
POWER S	UPPLY	·	·				
			25°C		44	79	μA
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 44 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			88	μA
		3	- 40°C to +125°C			105	μA

Product Folder Links: TMUX7236

提交文档反馈

Copyright © 2023 Texas Instruments Incorporated

When  $V_{S}$  is positive,  $V_{D}$  is negative, or when  $V_{S}$  is negative,  $V_{D}$  is positive.

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

## 5.11 44 V Single Supply: Switching Characteristics

 $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V,  $T_A$  = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 18 V	25°C		85	145	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			155	ns
		Refer to Transition Time	- 40°C to +125°C			185	ns
		V <sub>S</sub> = 18 V	25°C		90	130	ns
t <sub>ON</sub>	Turn-on time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			140	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			160	ns
		V <sub>S</sub> = 18 V	25°C		125	160	ns
t <sub>OFF</sub>	Turn-off time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			170	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			180	ns
		V <sub>S</sub> = 18 V,	25°C		27		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C	10			ns
		Refer to Break-before-make Time	- 40°C to +125°C	10			ns
		V <sub>DD</sub> rise time = 1 μs	25°C		0.14		ms
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C		0.15		ms
	, ,	Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.15		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C		900		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 22 V, C <sub>L</sub> = 100 pF Refer to Charge Injection	25°C		104		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		- 70		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		- 50		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C		- 112		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C		- 93		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		35		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C		- 0.15		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		- 66		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 22 V, $V_{BIAS}$ = 22 V $R_L$ = 10 k $\Omega$ , $C_L$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C	C	0.0006		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 22 V, f = 1 MHz	25°C		45		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 22 V, f = 1 MHz	25°C		55		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 22 V, f = 1 MHz	25°C		165		pF



### 5.12 12 V Single Supply: Electrical Characteristics

 $V_{DD}$  = +12 V ± 10%, V<sub>SS</sub> = 0 V, GND = 0 V (unless otherwise noted) Typical at V<sub>DD</sub> = +12 V, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = 0 V to 10 V	25°C		2.8	5.4	Ω
R <sub>ON</sub>	On-resistance	I <sub>D</sub> = - 10 mA	- 40°C to +85°C			6.8	Ω
		Refer to On-Resistance	- 40°C to +125°C			7.4	Ω
		V <sub>S</sub> = 0 V to 10 V	25°C		0.13	0.21	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	I <sub>D</sub> = - 10 mA	- 40°C to +85°C			0.23	Ω
	J. T.	Refer to On-Resistance	- 40°C to +125°C			0.25	Ω
		V <sub>S</sub> = 0 V to 10 V	25°C		0.8	1.7	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_D = -10 \text{ mA}$	- 40°C to +85°C			1.9	Ω
		Refer to On-Resistance	- 40°C to +125°C			2	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	$V_S = 6 \text{ V}, I_S = -10 \text{ mA}$ Refer to On-Resistance $-40^{\circ}\text{C}$ to +125°C 0.0		0.015		Ω/°C	
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	- 0.25	0.01	0.25	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = 10 V / 1 V	- 40°C to +85°C	- 2		2	nA nA nA
		V <sub>D</sub> = 1 V / 10 V Refer to Off-Leakage Current	- 40°C to +125°C	- 16		16	nA
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	- 0.6	0.12	0.6	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = 10 V / 1 V	- 40°C to +85°C	- 5		5	nA
_(-,-,		V <sub>D</sub> = 1 V / 10 V Refer to Off-Leakage Current	- 40°C to +125°C	- 34		34	nA
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	- 0.25	0.01	0.25	nA
I <sub>S(ON)</sub> I <sub>D(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = 10 \text{ V}$ or 1 V	- 40°C to +85°C	- 2		2	nA
D(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 16		16	nA
LOGIC INF	PUTS (SEL / EN pins)		•	•			
$V_{IH}$	Logic voltage high		- 40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		- 40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		- 40°C to +125°C		0.4	2.25	μA
I <sub>IL</sub>	Input leakage current		- 40°C to +125°C	- 1.25	- 0.005		μA
C <sub>IN</sub>	Logic input capacitance		- 40°C to +125°C		3.5		pF
POWER S	UPPLY	·					
			25°C		30	44	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			52	μΑ
		3 , 3 , 3 , 3 , 3 , 3	- 40°C to +125°C			62	μA

When  $V_{S}$  is positive,  $V_{D}$  is negative, or when  $V_{S}$  is negative,  $V_{D}$  is positive.

提交文档反馈

Copyright © 2023 Texas Instruments Incorporated

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

## 5.13 12 V Single Supply: Switching Characteristics


 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted)

Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 8 V	25°C		90	160	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			190	ns
		Refer to Transition Time	- 40°C to +125°C			225	ns
		V <sub>S</sub> = 8 V	25°C		190	235	ns
t <sub>ON</sub>	Turn-on time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			260	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			280	ns
		V <sub>S</sub> = 8 V	25°C		160	200	ns
t <sub>OFF</sub>	Turn-off time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			220	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			245	ns
		V <sub>S</sub> = 8 V,	25°C		30		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C	9			ns
		Refer to Break-before-make Time	- 40°C to +125°C	9			ns
		V <sub>DD</sub> rise time = 1 μs	25°C		0.17		ms
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C		0.18		ms
	(VDD to output)	Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.18		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C		770		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 6 V, C <sub>L</sub> = 100 pF Refer to Charge Injection	25°C		12		pC
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		- 70		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		- 50		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C		- 112		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1MHz$ Refer to Crosstalk	25°C		- 93		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		50		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C		- 0.25		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR			dB		
THD+N	Total Harmonic Distortion + Noise	$\begin{split} &V_{PP}=6~V,~V_{BIAS}=6~V\\ &R_L=~10~k\Omega~,~C_L=5~pF,\\ &f=20~Hz~to~20~kHz\\ &Refer~to~THD~+~Noise \end{split}$	25°C		0.001		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		52		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		68		pF
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		170		pF




### **5.14 Typical Characteristics**













at T<sub>A</sub> = 25°C (unless otherwise noted)









#### **6 Parameter Measurement Information**

#### 6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R<sub>ON</sub> is used to denote onresistance. 🗵 6-1 shows the measurement setup used to measure R<sub>ON</sub>. Voltage (V) and current (I<sub>SD</sub>) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ .




图 6-1. On-Resistance Measurement Setup

### 6.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- Source off-leakage current
- Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol I<sub>S(OFF)</sub>.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol I<sub>D(OFF)</sub>.

8 6-2 shows the setup used to measure both off-leakage currents.




图 6-2. Off-Leakage Measurement Setup

Product Folder Links: TMUX7236

### 6.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement.  $\boxtimes$  6-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




图 6-3. On-Leakage Measurement Setup

#### **6.4 Transition Time**

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 8 6-4 shows the setup used to measure transition time, denoted by the symbol treatment.




图 6-4. Transition-Time Measurement Setup

Product Folder Links: TMUX7236

Copyright © 2023 Texas Instruments Incorporated

### 6.5 t<sub>ON(EN)</sub> and t<sub>OFF(EN)</sub>

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 86-5 shows the setup used to measure turn-on time, denoted by the symbol  $t_{ON(EN)}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 46-5 shows the setup used to measure turn-off time, denoted by the symbol 40-5 to 40-5 shows the setup used to measure turn-off time, denoted by the symbol 40-5 shows the setup used to measure turn-off time, denoted by the symbol 40-5 shows the setup used to measure turn-off time, denoted by the symbol 40-5 shows the setup used to measure turn-off time, denoted by the symbol 40-5 shows the setup used to measure turn-off time, denoted by the symbol 40-5 shows the setup used to measure turn-off time, denoted by the symbol 40-5 shows the setup used to measure turn-off time, denoted by the symbol 40-5 shows the setup used to measure turn-off time, denoted by the symbol 40-5 shows the setup used to measure turn-off time, denoted by the symbol 40-5 shows the setup used to measure turn-off time, denoted by the symbol 40-5 shows the setup used to measure turn-off time.




图 6-5. Turn-On and Turn-Off Time Measurement Setup

#### 6.6 Break-Before-Make




图 6-6. Break-Before-Make Delay Measurement Setup

### 6.7 t<sub>ON (VDD)</sub> Time

The  $t_{ON\ (VDD)}$  time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system.  $\boxtimes$  6-7 shows the setup used to measure turn on time, denoted by the symbol  $t_{ON\ (VDD)}$ .




图 6-7. t<sub>ON (VDD)</sub> Time Measurement Setup

### 6.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold.  $\boxtimes$  6-8 shows the setup used to measure propagation delay, denoted by the symbol  $t_{PD}$ .




图 6-8. Propagation Delay Measurement Setup

Copyright © 2023 Texas Instruments Incorporated

### 6.9 Charge Injection

The TMUX7236 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q<sub>INJ</sub>. 🛭 6-9 shows the setup used to measure charge injection from source (Sx) to drain (D).




图 6-9. Charge-Injection Measurement Setup

#### 6.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. 🛭 6-10 shows the setup used to measure, and the equation used to calculate off isolation.




图 6-10. Off Isolation Measurement Setup

Product Folder Links: TMUX7236

#### 6.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. 3 6-11 shows the setup used to measure and the equation used to calculate crosstalk.




图 6-11. Crosstalk Measurement Setup

#### 6.12 Bandwidth

24

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. 🛭 6-12 shows the setup used to measure bandwidth.




图 6-12. Bandwidth Measurement Setup

#### 6.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD.




图 6-13. THD Measurement Setup

### 6.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mVPP. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

8 6-14 shows how the decoupling capacitors reduce high frequency noise on the supply pins. This helps stabilize the supply and immediately filter as much of the supply noise as possible.





图 6-14. ACPSRR Measurement Setup

Product Folder Links: TMUX7236

### 7 Detailed Description

### 7.1 Functional Block Diagram

The TMUX7236 is a 2:1, 2-channel multiplexer or demultiplexer. Each input is turned on or turned off based on the state of the select lines and enable pin.



### 7.2 Feature Description

#### 7.2.1 Bidirectional Operation

The TMUX7236 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

### 7.2.2 Rail to Rail Operation

The valid signal path input or output voltage for TMUX7236 ranges from  $V_{SS}$  to  $V_{DD}$ .

### 7.2.3 1.8 V Logic Compatible Inputs

The TMUX7236 has 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the TMUX7236 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and bill of materials (BOM) cost. For more information on 1.8 V logic implementations, refer to Simplifying Design with 1.8 V logic Muxes and Switches.

#### 7.2.4 Integrated Pull-Down Resistor on Logic Pins

The TMUX7236 has internal weak pull-down resistors to GND so that the logic pins are not left floating. The value of this pull-down resistor is approximately 4 M Ω, but is clamped to about 1 μA at higher voltages. This feature integrates up to three external components and reduces system size and cost.

### 7.2.5 Fail-Safe Logic

The TMUX7236 supports Fail-Safe Logic on the control input pins (EN and SEL) allowing the device to operate up to 44 V above V<sub>SS</sub>, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pins of the TMUX7236 to be ramped to +44 V while V<sub>DD</sub> and V<sub>SS</sub> = 0 V. The logic control inputs are protected against positive faults of up to +44 V in the powered-off condition, but does not offer protection against negative overvoltage conditions.

> Copyright © 2023 Texas Instruments Incorporated Product Folder Links: TMUX7236

#### 7.2.6 Latch-Up Immune

Latch-up is a condition where a low impedance path is created between a supply pin and ground. The latch-up condition is caused by a trigger (current injection or overvoltage); but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The latch-up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX7236 is constructed on silicon on insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX7236 to be used in harsh environments. For more information on latch-up immunity, refer to *Using Latch Up Immune Multiplexers to Help Improve System Reliability*.

#### 7.2.7 Ultra-Low Charge Injection

⊠ 7-1 shows how the TMUX7236 device has a transmission gate topology. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




图 7-1. Transmission Gate Topology

The TMUX7236 contains specialized architecture to reduce charge injection on the Drain (Dx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the Source (Sx). This will push excess charge from the switch transition into the compensation capacitor on the Source (Sx) instead of the Drain (Dx). As a general rule, Cp should be 20x larger than the equivalent load capacitance on the Drain (Dx). The TMUX7219 as part of the TMUX72xx family with a 100 pF load capacitance.




图 7-2. Charge Injection Compensation



#### 7.3 Device Functional Modes

When the EN pin of the TMUX7236 is pulled high, one of the switches is closed based on the state of the SEL pin. When the EN pin is pulled low, both of the switches are in an open state regardless of the state of the SEL pin. The control pins can be as high as 44 V.

#### 7.4 Truth Tables

表 7-1 show the truth tables for the TMUX7236.

表 7-1. TMUX7236 Truth Table

EN	SELx	Selected Input Connected To Drain (D) Pin
0	X <sup>(1)</sup>	All channels are off (Hi-Z)
1	0	SxB
1	1	SxA

(1) X denotes do not care.

*提交文档反馈* Copyright © 2023 Texas Instruments Incorporated



### 8 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 元件规格, TI 不担保其准确性和完整性。TI 的客户负责确定元件是否适合其用途,以及验证和测试其设计实现以确认系统功能。

### 8.1 Application Information

The TMUX7236 is part of the precision switches and multiplexers family of devices. This device operates with dual supplies ( $\pm 4.5 \text{ V}$  to  $\pm 22 \text{ V}$ ), a single supply (4.5 V and 44 V), or asymmetric supplies (such as,  $V_{DD}$  = 12 V and  $V_{SS}$  = -5 V), and offers rail-to-rail input and output. The TMUX7236 offers low  $R_{ON}$ , low on and off leakage currents and ultra-low charge injection performance. These features makes the TMUX7236 a precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

### 8.2 Typical Application

One application for the TMUX7236 is in data acquisition systems. For these types of input modules, accuracy and precision is key. To help account for drift over time and temperature, a calibration path is often added to calibrate the input in real time before a measurement. An SPDT switch can be used to switch in this calibration path, which the TMUX7236 is an excellent choice for. This device offers a very low on-resistance, leakage, and charge injection, which allows for a high measurement fidelity and reduces error. The break-before-make feature allows switching from the calibration path without shorting the inputs together. This device also offers on-resistance mismatch, which makes this device suitable for high precision systems. As 8-1 shows, the TMUX7236 can be used in both voltage and current acquisition.




图 8-1. Data Acquisition Systems (DAQ) Calibration

提交文档反馈



#### 8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1.

表 8-1. Design Parameters

PARAMETERS	VALUES					
Supply (V <sub>DD</sub> )	15 V					
Supply (V <sub>SS</sub> )	-15 V					
MUX I/O signal range	−15 V to 15 V (Rail-to-Rail)					
Control logic thresholds	1.8 V compatible (up to V <sub>DD</sub> )					
EN	EN pulled high to enable the switch					

#### 8.2.2 Detailed Design Procedure

The TMUX7236 can operate without any external components except for the supply decoupling capacitors. All inputs passing through the switch must fall within the recommended operating conditions of the TMUX7236, including signal range and continuous current. The signal range for this design can be up to −15 V to +15 V and the maximum continuous current can be up to 330 mA for wide-range current measurement with a positive supply of 15 V on  $V_{DD}$  and negative supply of -15 V on  $V_{SS}$  (for more information, see  $\ddagger$  5.4). The TMUX7236 device is a bidirectional, single-pole double-throw (SPDT) switch that offers low on-resistance, low leakage, and low power. These features make this device suitable for precision and power sensitive applications.

#### 8.2.3 Application Curve

The low on-resistance of TMUX7236 and ultra-low charge injection performance make this device ideal for implementing high precision systems. 

8-2 shows the plot for the on-resistance versus temperature. Additionally, the TMUX7236 features a very low mismatch between channels, which is important for this application because it reduces the difference between the calibration and non-calibration paths. The TMUX7236 features mismatch between channels <180 m  $\Omega$  and 100 m  $\Omega$  typically.




图 8-2. On-Resistance vs Temperature

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: TMUX7236

### 8.2.3.1 On-Resistance Mismatch Between Channels

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = -15 V ±10%, GND = 0 V (unless otherwise noted)

Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = -15 V,  $T_A$  = 25 °C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
			25°C		0.1	0.18	Ω	
	Δ R <sub>ON</sub>	On-resistance mismatch between	$V_S = -10 \text{ V to } +10 \text{ V}$ $I_D = -10 \text{ mA}$	- 40°C to +85°C			0.19	Ω
		channels	Refer to On-Resistance	- 40°C to +125°C			0.21	Ω

Product Folder Links: TMUX7236

31

English Data Sheet: SCDS417

### 8.3 Power Supply Recommendations

The TMUX7236 operates across a wide supply range of  $\pm 4.5$  V to  $\pm 22$  V (4.5 V to 44 V in single-supply mode). The device also performs well with asymmetrical supplies such as  $V_{DD} = 12$  V and  $V_{SS} = -5$  V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F at both the V<sub>DD</sub> and V<sub>SS</sub> pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes. Always ensure the ground (GND) connection is established before supplies are ramped.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. 8-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 8-3. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Some key considerations are as follows:

- For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VDD/VSS and GND. TI recommends a 0.1-μF and 1-μF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

Copyright © 2023 Texas Instruments Incorporated



Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground

### 8.4.2 Layout Example




图 8-4. TMUX7236RUM Layout Example




图 8-5. TMUX7236PW Layout Example

Product Folder Links: TMUX7236



### 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches
- Texas Instruments, Improve Stability Issues with Low CON Multiplexers
- Texas Instruments, QFN/SON PCB Attachment
- Texas Instruments, Quad Flatpack No-Lead Logic Packages
- · Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers
- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit

#### 9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 9.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 9.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

#### 9.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 10 Revision History

注:以前版本的页码可能与当前版本的页码不同

Page
1
Page
1

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *TMUX7236* 



## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TMUX7236

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈

反馈 35

www.ti.com 12-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTMUX7236PWR	ACTIVE	TSSOP	PW	16	2000	TBD	Call TI	Call TI	-40 to 125		Samples
TMUX7236PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T236	Samples
TMUX7236RUMR	ACTIVE	WQFN	RUM	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX T236	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 12-Apr-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Apr-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7236PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7236RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Apr-2024



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX7236PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX7236RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



4 x 4, 0.65 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司