





Texas INSTRUMENTS

ZHCSNF7F - FEBRUARY 2021 - REVISED DECEMBER 2022


TMUX7234 具有闩锁效应抑制和 1.8V 逻辑电平的 44V、低 RON、2:1、4 通道精密开关

1 特性

- 闩锁效应抑制 •
- 双电源电压范围:±4.5 V 至 ±22 V •
- 单电源电压范围:4.5 V 至 44 V
- 低导通电阻:3Ω
- 低电荷注入:3pC
- 高电流支持:400 mA(最大值) ٠
- - 40°C 至 +125°C 工作温度
- 1.8V 逻辑兼容输入
- 失效防护逻辑
- 轨到轨运行
- 双向信号路径 •
- 先断后合开关

2 应用

- 工厂自动化和控制
- 流量变送器
- 可编程逻辑控制器 (PLC)
- 模拟输入模块
- 数据采集系统 (DAQ)
- 半导体测试设备 •
- 电池测试设备
- 超声波扫描仪
- 患者监护和诊断
- 光纤网络
- 光学测试设备
- 有线网络
- 远程射频单元 (RRU)
- 有源天线系统 mMIMO (AAS)



3 说明

TMUX7234 是支持闩锁效应抑制的互补金属氧化物半 导体 (CMOS) 多路复用器。TMUX7234 包含四个独立 控制的 SPDT 开关和一个用于启用或禁用全部四个通 道的 EN 引脚。该器件支持单电源(4.5V 至 44V)、 双电源(±4.5V 至 ±22V)或非对称电源(例如, V_{DD} = 12V, V_{SS} = -5V)。TMUX7234 可在源极 (Sx) 和 漏极 (D) 引脚上支持从 V_{SS} 到 V_{DD} 范围的双向模拟和 数字信号。


所有逻辑控制输入均支持 1.8V 到 V_{DD} 的逻辑电平,因 此,当器件在有效电源电压范围内运行时,可确保 TTL 和 CMOS 逻辑兼容性。失效防护逻辑电路允许先 在控制引脚上施加电压,然后在电源引脚上施加电压, 从而保护器件免受潜在的损害。

TMUX72xx 系列具有闩锁效应抑制特性,可防止器件 内寄生结构之间通常由过压事件引起的大电流不良事 件。闩锁状态通常会一直持续到电源轨关闭为止,并可 能导致器件故障。闩锁效应抑制特性使得 TMUX72xx 系列开关和多路复用器能够在恶劣的环境中使用。

封装信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TMUX7234	PW(TSSOP,20)	6.50mm × 4.40mm
	RRQ (WQFN , 20)	4.00mm × 4.00mm

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。 (1)



本文档旨在为方便起见,提供有关 TI 产品中文版本的信息,以确认产品的概要。有关适用的官方英文版本的最新信息,请访问 www.ti.com,其内容始终优先。TI不保证翻译的准确性和有效性。在实际设计之前,请务必参考最新版本的英文版本。





Table of Contents

	特性1
2	应用1
3	说明1
4	Revision History
	Pin Configuration and Functions3
6	Specifications5
	6.1 Absolute Maximum Ratings5
	6.2 ESD Ratings
	6.3 Thermal Information5
	6.4 Recommended Operating Conditions
	6.5 Source or Drain Continuous Current
	6.6 ±15 V Dual Supply: Electrical Characteristics
	6.7 ±15 V Dual Supply: Switching Characteristics
	6.8 ±20 V Dual Supply: Electrical Characteristics
	6.9 ±20 V Dual Supply: Switching Characteristics 10 6.10 44 V Single Supply: Electrical Characteristics 11
	6.11 44 V Single Supply: Electrical Characteristics 12
	6.12 12 V Single Supply: Electrical Characteristics 13
	6.13 12 V Single Supply: Switching Characteristics 14
	6.14 Typical Characteristics
7	Parameter Measurement Information
	7.1 On-Resistance
	7.2 Off-Leakage Current
	7.3 On-Leakage Current
	7.4 Transition Time
	7.5 t _{ON(EN)} and t _{OFF(EN)}
	7.6 Break-Before-Make22
	7.7 t _{ON (VDD)} Time23
	7.8 Propagation Delay

7.9 Charge Injection	24
7.10 Off Isolation	24
7.11 Crosstalk	. 25
7.12 Bandwidth	. 25
7.13 THD + Noise	. 26
7.14 Power Supply Rejection Ratio (PSRR)	26
8 Detailed Description	
8.1 Overview	27
8.2 Functional Block Diagram	27
8.3 Feature Description	27
8.4 Device Functional Modes	29
8.5 Truth Tables	. 29
9 Application and Implementation	30
9.1 Application Information	. 30
9.2 Typical Application	. 30
10 Power Supply Recommendations	32
11 Layout	32
11.1 Layout Guidelines	. 32
11.2 Layout Example	. 33
12 Device and Documentation Support	34
12.1 Documentation Support	
12.2 Receiving Notification of Documentation Updates	34
12.3 支持资源	34
12.4 Trademarks	34
12.5 Electrostatic Discharge Caution	34
12.6 术语表	
13 Mechanical, Packaging, and Orderable	
Information	. 34

4 Revision History


注:以前版本的页码可能与当前版本的页码不同

Changes from Revision E (August 2021) to Revision F (November 2022)	Page
• 将 PW 封装状态从 预发布 更改为 正在供货	
Changes from Revision D (August 2021) to Revision E (August 2021)	Page
Updated ESD HBM spec	5
Changes from Revision C (June 2021) to Revision D (August 2021)	Page
• 将状态从: <i>预告信息</i> 更改为 <i>量产数据</i>	1



5 Pin Configuration and Functions

View)



(Top View)

表	5-1	Pin	Functions	TMUX7234
1 .	J-1.	гш	i uncuons	110/07/234

PIN		TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾		
NAME	PW NO.	RRQ NO.		DESCRIPTION	
SEL1	1	19	I	Logic control input 1; has internal pull-down resistor. Controls switch 1 (see 节 8.5).	
S1A	2	20	I/O	Source pin 1A. Can be an input or output.	
D1	3	1	I/O	Drain pin 1. Can be an input or output.	
S1B	4	2	I/O	Source pin 1B. Can be an input or output.	
VSS	5	3	Р	Negative power supply. This pin has the most negative power-supply potential. This pin can be connected to ground in single supply applications. Connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VSS and GND for reliable operation.	
GND	6	4	Р	Ground (0 V) reference.	
S2B	7	5	I/O	Source pin 2B. Can be an input or output.	
D2	8	6	I/O	Drain pin 2. Can be an input or output.	
S2A	9	7	I/O	Source pin 2A. Can be an input or output.	
SEL2	10	8	I	Logic control input 2; has internal pull-down resistor. Controls switch 2 (see # 8.5).	
SEL3	11	9	1	Logic control input 3; has internal pull-down resistor. Controls switch 3 (see \ddagger 8.5).	
S3A	12	10	I/O	Source pin 3A. Can be an input or output.	
D3	13	11	I/O	Drain pin 3. Can be an input or output.	
S3B	14	12	I/O	Source pin 3B. Can be an input or output.	
EN	15	18	I	Active low logic enable; has internal pull-down resistor. The SELx logic inputs determine switch connections when this pin is low (see \ddagger 8.5).	
VDD	16	13	Р	Positive power supply. This pin has the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VDD and GND.	
S4B	17	14	I/O	Source pin 4B. Can be an input or output.	
D4	18	15	I/O	Drain pin 4. Can be input or output	
S4A	19	16	I/O	Source pin 4A. Can be an input or output.	
SEL4	20	17	1	Logic control input 4, has internal pull-down resistor. Controls switch 4 (see # 8.5).	
Thermal Pa	ad			The thermal pad is not connected internally. There is no requirement to solder this pad. If connected, it is recommended to leave the pad floating or tied to GND.	

(1) I = input, O = output, I/O = input and output, P = power.



(2) Refer to $\ddagger 8.4$ for what to do with unused pins.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

		MIN	MAX	UNIT
V _{DD} - V _{SS}			48	V
V _{DD}	Supply voltage	- 0.5	48	V
V _{SS}	_	- 48	0.5	V
V_{SEL} or V_{EN}	Logic control input pin voltage (SELx, EN)	- 0.5	48	V
I _{SEL} or I _{EN}	Logic control input pin current (SELx, EN)	- 30	30	mA
V_{S} or V_{D}	Source or drain voltage (SxA, SxB, Dx)	V _{SS} - 0.5	V _{DD} +0.5	V
I _{IK}	Diode clamp current ⁽³⁾	- 30	30	mA
$I_S \text{ or } I_D (CONT)$	Source or drain continuous current (SxA, SxB, Dx)		I _{DC} ± 10 % ⁽⁴⁾	mA
T _A	Ambient temperature	- 55	150	°C
T _{stg}	Storage temperature	- 65	150	°C
TJ	Junction temperature		150	°C
P _{tot}	Total power dissipation (QFN package) ⁽⁵⁾		1680	mW

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

(4) Refer to Source or Drain Continuous Current table for I_{DC} specifications.

(5) For QFN package: P_{tot} derates linearily above $T_A = 70^{\circ}C$ by 24.8mW/°C.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±1000	M
V _(ESD)		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

		TMUX		
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	RRQ (WQFN)	UNIT
		20 PINS	20 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	74.7	40.5	°C/W
R _{0 JC(top)}	Junction-to-case (top) thermal resistance	19.9	24.2	°C/W
R _{0 JB}	Junction-to-board thermal resistance	32.3	16.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.7	0.2	°C/W
ΨJB	Junction-to-board characterization parameter	31.7	16.4	°C/W
R _{0 JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	2.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD} - V_{SS}$ (1)	Power supply voltage differential	4.5	44	V
V _{DD}	Positive power supply voltage	4.5	44	V
V_{S} or V_{D}	Signal path input/output voltage (source or drain pin) (SxA, SxB, Dx)	V _{SS}	V _{DD}	V
$V_{\text{SEL}} \text{or} V_{\text{EN}}$	Address or enable pin voltage	0	44	V
$I_{S} \text{ or } I_{D \text{ (CONT)}}$	Source or drain continuous current (SxA, SxB, Dx)		I _{DC} ⁽²⁾	mA
T _A	Ambient temperature	- 40	125	°C

 V_{DD} and V_{SS} can be any value as long as 4.5 V \leq ($V_{DD} - V_{SS}$) \leq 44 V, and the minimum V_{DD} is met. Refer to *Source or Drain Continuous Current* table for I_{DC} specifications. (1)

(2)

6.5 Source or Drain Continuous Current

at supply voltage of $V_{DD} \pm 10\%$, $V_{SS} \pm 10\%$ (unless otherwise noted)

CONT	TINUOUS CURRENT PER CHANNEL	T - 25°C	T _A = 85°C	T₄ = 125°C	UNIT
PACKAGE	TEST CONDITIONS	T _A = 25°C	IA - 05 C	1 _A = 125 C	UNIT
	+44 V Single Supply ⁽¹⁾	350	230	129	mA
	±15 V Dual Supply	360	235	130	mA
PW (TSSOP)	+12 V Single Supply	260	177	108	mA
	±5 V Dual Supply	255	175	105	mA
	+5 V Single Supply	170	129	80	mA
	+44 V Single Supply ⁽¹⁾	400	230	120	mA
	±15 V Dual Supply	400	230	120	mA
RRQ (WQFN)	+12 V Single Supply	300	180	100	mA
	±5 V Dual Supply	300	180	100	mA
	+5 V Single Supply	240	150	85	mA

(1) Specified for nominal supply voltage only.



6.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, V_{SS} = -15 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$ Typical at $V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}, T_A = 25 ^{\circ}\mathbb{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = - 10 V to +10 V	25°C		3.6	5.5	Ω
R _{ON}	On-resistance	I _D = - 10 mA	- 40°C to +85°C			7.1	Ω
		Refer to On-Resistance	- 40°C to +125°C			8.4	Ω
		V _S = - 10 V to +10 V	25°C		0.2	0.7	Ω
ΔR_{ON}	On-resistance mismatch between channels	I _D = - 10 mA	- 40°C to +85°C			0.8	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.9	Ω
		V _S = - 10 V to +10 V	25°C		0.4	1.5	Ω
R _{ON FLAT}	On-resistance flatness	I _S = - 10 mA	- 40°C to +85°C			1.7	Ω
		Refer to On-Resistance	- 40°C to +125°C			1.9	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = - 10 mA Refer to On-Resistance	- 40°C to +125°C		0.015		Ω/°C
		V _{DD} = 16.5 V, V _{SS} = - 16.5 V	25°C	- 0.4	0.01	0.4	nA
	Source off leakage current ⁽¹⁾	Switch state is off V _S = +10 V / - 10 V	- 40°C to +85°C	- 1		1	nA
I _{S(OFF)} Source off leakage current ⁽¹⁾	$V_{\rm S} = -10$ V / $+10$ V $V_{\rm D} = -10$ V / $+10$ V Refer to Off-Leakage Current	- 40°C to +125°C	- 8		8	nA	
1	Drain off leakage current ⁽¹⁾	V_{DD} = 16.5 V, V_{SS} = -16.5 V Switch state is off V_{S} = +10 V / -10 V	25°C	- 0.5	0.02	0.5	nA
			- 40°C to +85°C	- 4		4	nA
I _{D(OFF)}		$V_{\rm D} = -10$ V / $+10$ V Refer to Off-Leakage Current	- 40°C to +125°C	- 12		12	nA
		V_{DD} = 16.5 V, V_{SS} = - 16.5 V Switch state is on V_S = V_D = ±10 V Refer to On-Leakage Current	25°C	- 0.5	0.02	0.5	nA
S(ON)	Channel on leakage current ⁽²⁾		- 40°C to +85°C	- 4		4	nA
I _{D(ON)}			- 40°C to +125°C	- 8		8	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		- 40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		- 40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		- 40°C to +125°C		0.6	1.2	μA
IIL	Input leakage current		- 40°C to +125°C	- 0.1	- 0.005		μA
C _{IN}	Logic input capacitance		- 40°C to +125°C		3		pF
POWER	SUPPLY						
			25°C		45	70	μA
I _{DD}	V _{DD} supply current	V _{DD} = 16.5 V, V _{SS} = - 16.5 V Logic inputs = 0 V, 5 V, or V _{DD}	- 40°C to +85°C			80	μA
			- 40°C to +125°C			95	μA
			25°C		8	25	μA
I _{SS}	V _{SS} supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$	- 40°C to +85°C			30	μA
		Logic inputs = 0 V, 5 V, or V_{DD}	- 40°C to +125°C			40	μA

(1) When V_S is positive, V_D is negative. Or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.



6.7 ±15 V Dual Supply: Switching Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, V_{SS} = -15 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$ Typical at $V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}, T_A = 25^{\circ}\mathbb{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 10 V	25°C		90	180	ns
t _{TRAN}	Transition time from control input	R _L = 300 Ω, C _L = 35 pF	- 40°C to +85°C			190	ns
		Refer to Transition Time	- 40°C to +125°C			200	ns
		V _S = 10 V	25°C		110	180	ns
t _{on (EN)}	Turn-on time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			190	ns
		Time	- 40°C to +125°C			210	ns
		V _S = 10 V	25°C		80	140	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			150	ns
		Time	- 40°C to +125°C			160	ns
		V _S = 10 V,	25°C		50		ns
t _{BBM}	Break-before-make time delay	$R_{L} = 300 \ \Omega$, $C_{L} = 35 \text{ pF}$	- 40°C to +85°C	1			ns
		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V _{DD} rise time = 1µs	25°C		0.16		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$	- 40°C to +85°C		0.16		ms
		Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.16		ms
t _{PD}	Propagation delay	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ Refer to Propagation Delay $25^{\circ}C$ 450					ps
Q _{INJ}	Charge injection	V _D = 0 V, C _L = 100 pF Refer to Charge Injection 25°C 3					рС
O _{ISO}	Off-isolation	R _L = 50 Ω , C _L = 5 pF V _S = 0 V, f = 100 kHz 25°C -82 Refer to Off Isolation 25°C -82		- 82		dB	
O _{ISO}	Off-isolation	$R_L = 50 \ \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		- 62		dB
X _{TALK}	Crosstalk	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V$, $f = 1 \ MHz$ Refer to Crosstalk	25°C		- 105		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		100		MHz
IL	Insertion loss	$R_L = 50 \ \Omega$, $C_L = 5 \text{ pF}$ $V_S = 0 \text{ V, } f = 1 \text{ MHz}$	25°C		- 0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 10 M Ω , C_L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		- 48		dB
THD+N	Total Harmonic Distortion + Noise				%		
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		16		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		28		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		77		pF



6.8 ±20 V Dual Supply: Electrical Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, V_{SS} = -20 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$ Typical at V_{DD} = +20 V, V_{SS} = -20 V, T_A = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = - 15 V to +15 V	25°C		3.2	5.4	Ω
R _{ON}	On-resistance	I _D = - 10 mA	- 40°C to +85°C			6.7	Ω
		Refer to On-Resistance	- 40°C to +125°C			7.9	Ω
		V _S = - 15 V to +15 V	25°C		0.2	0.7	Ω
ΔR_{ON}	On-resistance mismatch between channels	I _D = - 10 mA	- 40°C to +85°C			0.8	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.9	Ω
		V _S = - 15 V to +15 V	25°C		0.6	1.5	Ω
R _{ON FLAT}	On-resistance flatness	I _S = - 10 mA	- 40°C to +85°C			1.7	Ω
		Refer to On-Resistance	- 40°C to +125°C			1.9	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = - 10 mA Refer to On-Resistance	- 40°C to +125°C		0.014		Ω/°C
		$V_{DD} = 22 \text{ V}, \text{ V}_{SS} = -22 \text{ V}$	25°C	- 1	0.02	1	nA
	S(OFF) Source off leakage current ⁽¹⁾	Switch state is off V _S = +15 V / - 15 V	- 40°C to +85°C	- 2		2	nA
0(011)		$V_D = -15 V / + 15 V$ Refer to Off-Leakage Current	- 40°C to +125°C	- 12		12	nA
1		V _{DD} = 22 V, V _{SS} = - 22 V	25°C	- 1	0.04	1	nA
	Drain off leakage current ⁽¹⁾	Switch state is off V _S = +15 V / - 15 V	- 40°C to +85°C	- 4		4	nA
I _{D(OFF)}		$V_D = -15 V / + 15 V$ Refer to Off-Leakage Current	- 40°C to +125°C	- 30		30	nA
		V _{DD} = 22 V, V _{SS} = - 22 V	25°C	- 1	0.04	1	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = \pm 15 V$	- 40°C to +85°C	- 4		4	nA
U(UN)		Refer to On-Leakage Current	- 40°C to +125°C	- 30		30	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		- 40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		- 40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		- 40°C to +125°C		0.6	1.2	μA
IIL	Input leakage current		- 40°C to +125°C	- 0.1	- 0.005		μA
C _{IN}	Logic input capacitance		- 40°C to +125°C		3		pF
POWER	SUPPLY		1	1			
			25°C		50	80	μA
I _{DD}	V _{DD} supply current	V_{DD} = 22 V, V_{SS} = -22 V Logic inputs = 0 V, 5 V, or V_{DD}	- 40°C to +85°C			95	μA
			- 40°C to +125°C			110	μA
			25°C		10	30	μA
I _{SS}	V _{SS} supply current	V_{DD} = 22 V, V_{SS} = -22 V Logic inputs = 0 V, 5 V, or V_{DD}	- 40°C to +85°C			35	μA
			- 40°C to +125°C			45	μA

(1) When V_S is positive, V_D is negative. Or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.



6.9 ±20 V Dual Supply: Switching Characteristics

 V_{DD} = +20 V ± 10%, V_{SS} = - 20 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +20 V, V_{SS} = - 20 V, T_A = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 10 V	25°C		90	190	ns
t _{TRAN}	Transition time from control input	$R_{L} = 300 \ \Omega$, $C_{L} = 35 \ pF$	- 40°C to +85°C			200	ns
		Refer to Transition Time	- 40°C to +125°C			210	ns
		V _S = 10 V	25°C		110	190	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$	- 40°C to +85°C			200	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			210	ns
		V _S = 10 V	25°C		75	140	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	- 40°C to +85°C			150	ns
		Time	- 40°C to +125°C			160	ns
		V _S = 10 V,	25°C		50		ns
t _{BBM}	Break-before-make time delay	$R_{L} = 300 \Omega$, $C_{L} = 35 \text{ pF}$	- 40°C to +85°C	1			ns
	,	Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V _{DD} rise time = 1µs	25°C		0.16		ms
T _{ON (VDD)}	Device turn on time	$R_L = 300 \Omega$, $C_L = 35 pF$	- 40°C to +85°C		0.16		ms
()	(V _{DD} to output)	Refer to Turn-on and Turn- offTime	- 40°C to +125°C		0.16		ms
t _{PD}	Propagation delay	$R_L = 50 \ \Omega$, $C_L = 5 \text{ pF}$ Refer to Propagation Delay	25°C		470		ps
Q _{INJ}	Charge injection	$V_D = 0 V, C_L = 100 pF$ Refer to Charge Injection	25°C		3		рС
O _{ISO}	Off-isolation	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V, f = 100 \ kHz$ 25°C - 82 Refer to Off Isolation		- 82		dB	
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, f = 1 MHz Refer to Off Isolation	25°C		- 62		dB
X _{TALK}	Crosstalk	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V$, f = 1MHz Refer to Crosstalk	25°C		- 105		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		95		MHz
IL	Insertion loss	$R_L = 50 \ \Omega$, $C_L = 5 \text{ pF}$ $V_S = 0 \text{ V}$, f = 1 MHz	25°C		- 0.25		dB
ACPSRR	AC Power Supply Rejection Ratio	$\label{eq:VPP} \begin{array}{l} V_{PP} = 0.62 \ V \ on \ V_{DD} \ and \ V_{SS} \\ R_{L} = 10 \ M \ \Omega \ , \ C_{L} = 5 \ pF, \\ f = 1 \ MHz \\ Refer \ to \ ACPSRR \end{array}$	25°C		- 48		dB
THD+N	Total Harmonic Distortion + Noise				%		
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		16		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		26		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		77		pF



6.10 44 V Single Supply: Electrical Characteristics

V_{DD} = +44 V, V_{SS} = 0 V, GND = 0 V (unless otherwise noted)

Typical at V_{DD} = +44 V, V_{SS} = 0 V, T_A = 25 °C (unless otherwise noted)

	$v_{DD} = +44 v, v_{SS} = 0 v, T_A = 2$ PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		$V_{\rm S} = 0$ V to 40 V	25°C		3	5.8	Ω
R _{ON}	On-resistance	I _D = - 10 mA	- 40°C to +85°C			7.2	Ω
		Refer to On-Resistance	- 40°C to +125°C			8.9	Ω
	.	$V_{\rm S} = 0$ V to 40 V	25°C		0.2	0.7	Ω
ΔR_{ON}	On-resistance mismatch between channels	I _D = - 10 mA	- 40°C to +85°C			0.8	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.9	Ω
		$V_{\rm S} = 0$ V to 40 V	25°C		1.5	2	Ω
R _{ON FLAT}	On-resistance flatness	I _D = - 10 mA	- 40°C to +85°C			2.5	Ω
		Refer to On-Resistance	- 40°C to +125°C			3.3	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 22 V, I _S = - 10 mA Refer to On-Resistance	- 40°C to +125°C		0.012		Ω/°C
		$V_{DD} = 44 \text{ V}, \text{ V}_{SS} = 0 \text{ V}$	25°C	- 1	0.02	1	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off $V_S = 40 V / 1 V$	- 40°C to +85°C	- 4		4	nA
		$V_D = 1 V / 40 V$ Refer to Off-Leakage Current	- 40°C to +125°C	- 20		20	nA
	Drain off leakage current ⁽¹⁾	V _{DD} = 44 V, V _{SS} = 0 V	25°C	- 1	0.04	1	nA
I _{D(OFF)}		Switch state is off $V_S = 40 V / 1 V$	- 40°C to +85°C	- 8		8	nA
D(OIT)		$V_{D} = 1 V / 40 V$ Refer to Off-Leakage Current	- 40°C to +125°C	- 40		40	nA
		V _{DD} = 44 V, V _{SS} = 0 V	25°C	- 1	0.04	1	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 40 V \text{ or } 1 V$	- 40°C to +85°C	- 8		8	nA
-D(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 40		40	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		- 40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		- 40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		- 40°C to +125°C		0.6	1.2	μA
IIL	Input leakage current		- 40°C to +125°C	- 0.1	- 0.005		μA
C _{IN}	Logic input capacitance		- 40°C to +125°C		3		pF
POWER S	SUPPLY						
			25°C		70	110	μA
I _{DD}	DD supply current	V_{DD} = 44 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	- 40°C to +85°C			118	μA
			- 40°C to +125°C			140	μA

When V_S is 40 V, V_D is 1 V. Or when V_S is 1 V, V_D is 40 V.
 When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.



6.11 44 V Single Supply: Switching Characteristics

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +44 \ \text{V}, \ \text{V}_{SS} = 0 \ \text{V}, \ \text{GND} = 0 \ \text{V} \ (\text{unless otherwise noted}) \\ \hline \text{Typical at } V_{DD} = +44 \ \text{V}, \ \text{V}_{SS} = 0 \ \text{V}, \ \text{T}_{A} = 25 \ ^{\circ} \text{C} \ \ (\text{unless otherwise noted}) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 18 V	25°C		90	200	ns
t _{TRAN}	Transition time from control input	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$	- 40°C to +85°C			220	ns
		Refer to Transition Time	- 40°C to +125°C			240	ns
		V _S = 18 V	25°C		100	200	ns
t _{on (en)}	Turn-on time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			220	ns
		Time	- 40°C to +125°C			240	ns
		V _S = 18 V	25°C		90	180	ns
t _{OFF (EN)} Turn-off time from enable		$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			200	ns
		Time	- 40°C to +125°C			220	ns
		V _S = 18 V,	25°C		45		ns
t _{BBM}	Break-before-make time delay	$R_{L} = 300 \ \Omega$, $C_{L} = 35 \ pF$	- 40°C to +85°C	1			ns
		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V _{DD} rise time = 1µs	25°C		0.13		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$	- 40°C to +85°C		0.13		ms
		Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.13		ms
t _{PD}	Propagation delay	$R_L = 50 \ \Omega$, $C_L = 5 \text{ pF}$ Refer to Propagation Delay	25°C		570		ps
Q _{INJ}	Charge injection	$V_D = 22 V, C_L = 100 pF$ Refer to Charge Injection	25°C		3		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Off Isolation	25°C		- 82		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		- 62		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1MHz$ Refer to Crosstalk	25°C		- 105		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		92		MHz
IL	Insertion loss	R _L = 50 Ω , C _L = 5 pF V _S = 6 V, f = 1 MHz	25°C		- 0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	$\label{eq:VPP} \begin{array}{c c} V_{PP} = 0.62 \ V \ \text{on} \ V_{DD} \ \text{and} \ V_{SS} \\ R_L = 10 \ M \Omega \ , \ C_L = 5 \ \text{pF}, \\ f = 1 \ \text{MHz} \\ \text{Refer to} \ \text{ACPSRR} \end{array} 25^\circ \text{C} - 45$			dB		
C _{S(OFF)}	Source off capacitance	V _S = 22 V, f = 1 MHz	25°C		16		pF
C _{D(OFF)}	Drain off capacitance	V _S = 22 V, f = 1 MHz	25°C		28		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 22 V, f = 1 MHz	25°C		77		pF



6.12 12 V Single Supply: Electrical Characteristics

 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted)

Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = 0 V to 10 V	25°C		6.2	12	Ω
R _{ON}	On-resistance	$I_{\rm D} = -10 {\rm mA}$	- 40°C to +85°C			15	Ω
		Refer to On-Resistance	- 40°C to +125°C			18	Ω
	.	V _S = 0 V to 10 V	25°C		0.2	0.7	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_{\rm D} = -10 {\rm mA}$	- 40°C to +85°C			0.8	Ω
	channels	Refer to On-Resistance	- 40°C to +125°C			0.9	Ω
		V _S = 0 V to 10 V	25°C		2.4	3.6	Ω
R _{ON FLAT} On-resistance	On-resistance flatness	I _S = - 10 mA	- 40°C to +85°C			3.9	Ω
		Refer to On-Resistance	- 40°C to +125°C			4.8	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 6 V, I _S = - 10 mA Refer to On-Resistance	- 40°C to +125°C		0.025		Ω/°C
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	- 0.4	0.01	0.4	nA
I _{S(OFF)} S	Source off leakage current ⁽¹⁾	Switch state is off $V_S = 10 V / 1 V$	- 40°C to +85°C	- 1		1	nA
		V _D = 1 V / 10 V Refer to Off-Leakage Current	- 40°C to +125°C	- 8		8	nA
	Drain off leakage current ⁽¹⁾	V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	- 0.5	0.02	0.5	nA
I _{D(OFF)}		Switch state is off $V_S = 10 V / 1 V$	- 40°C to +85°C	- 4		4	nA
B(011)		$V_{D} = 1 \text{ V} / 10 \text{ V}$ Refer to Off-Leakage Current	- 40°C to +125°C	- 12		12	nA
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	- 0.5	0.02	0.5	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 10 V \text{ or } 1 V$	- 40°C to +85°C	- 4		4	nA
D(OII)		Refer to On-Leakage Current	- 40°C to +125°C	- 8		8	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		- 40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		- 40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		- 40°C to +125°C		0.6	1.2	μA
IIL	Input leakage current		- 40°C to +125°C	- 0.1	- 0.005		μA
C _{IN}	Logic input capacitance		- 40°C to +125°C		3		pF
POWER S	SUPPLY	·				1	
			25°C		36	55	μA
I _{DD}		V _{DD} = 13.2 V, V _{SS} = 0 V Logic inputs = 0 V, 5 V, or V _{DD}	- 40°C to +85°C			65	μA
			- 40°C to +125°C			75	μA

(1) When V_S is 10 V, V_D is 1 V. Or when V_S is 1 V, V_D is 10 V.

(2) When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.



6.13 12 V Single Supply: Switching Characteristics


 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 8 V	25°C		105	200	ns
t _{TRAN}	Transition time from control input	$R_L = 300 \Omega$, $C_L = 35 pF$	- 40°C to +85°C			220	ns
		Refer to Transition Time	- 40°C to +125°C			250	ns
		V _S = 8 V	25°C		110	200	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			220	ns
		Time	- 40°C to +125°C			250	ns
		V _S = 8 V	25°C		105	190	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			210	ns
		Time	- 40°C to +125°C			240	ns
		V _S = 8 V,	25°C		60		ns
t _{BBM}	Break-before-make time delay	$R_L = 300 \ \Omega$, $C_L = 35 \ pF$	- 40°C to +85°C	1			ns
		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V _{DD} rise time = 1µs	25°C		0.16		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_{L} = 300 \ \Omega$, $C_{L} = 35 \ pF$	- 40°C to +85°C		0.16		ms
		Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.16		ms
t _{PD}	Propagation delay	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ Refer to Propagation Delay	25°C		490		ps
Q _{INJ}	Charge injection	$V_D = 6 V, C_L = 100 pF$ Refer to Charge Injection	25°C		1		рС
O _{ISO}	Off-isolation	$R_L = 50 \ \Omega$, $C_L = 5 \text{ pF}$ $V_S = 6 \text{ V}$, f = 100 kHz	25°C		- 82		dB
O _{ISO}	Off-isolation	$R_L = 50 \ \Omega$, $C_L = 5 \text{ pF}$ $V_S = 6 \text{ V}$, f = 1 MHz Refer to Off Isolation	25°C		- 62		dB
X _{TALK}	Crosstalk	$R_L = 50 \ \Omega$, $C_L = 5 \text{ pF}$ $V_S = 6 \text{ V}$, f = 1MHz Refer to Crosstalk	25°C		- 105		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		130		MHz
IL	Insertion loss	$R_L = 50 Ω$, $C_L = 5 pF$ V _S = 6 V, f = 1 MHz	25°C		- 0.5		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 10 M Ω , C _L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		- 50		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6 V, V_{BIAS} = 6 V$ $R_{L} = 10 k \Omega, C_{L} = 5 pF,$ $f = 20 Hz to 20 kHz$ Refer to THD + Noise 0.0016			%		
C _{S(OFF)}	Source off capacitance	V _S = 6 V, f = 1 MHz	25°C		19		pF
C _{D(OFF)}	Drain off capacitance	V _S = 6 V, f = 1 MHz	25°C		33		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 6 V, f = 1 MHz	25°C		78		pF




6.14 Typical Characteristics

at T_A = 25°C (unless otherwise noted)






at T_A = 25°C (unless otherwise noted)






at $T_A = 25^{\circ}C$ (unless otherwise noted)






at T_A = 25°C (unless otherwise noted)





at T_A = 25°C (unless otherwise noted)





7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. A 7-1 shows the measurement setup used to measure R_{ON} . Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$.




图 7-1. On-Resistance Measurement Setup

7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- · Source off-leakage current
- Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

图 7-2 shows the setup used to measure both off-leakage currents.




图 7-2. Off-Leakage Measurement Setup



7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. [8] 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




图 7-3. On-Leakage Measurement Setup

7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \mathbb{R} 7-4 shows the setup used to measure transition time, denoted by the symbol t_{TRANSITION}.




图 7-4. Transition-Time Measurement Setup



7.5 t_{ON(EN)} and t_{OFF(EN)}

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \mathbb{E} 7-7 shows the setup used to measure turn-on time, denoted by the symbol $t_{ON(FN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. $\boxed{8}$ 7-7 shows the setup used to measure turn-off time, denoted by the symbol t_{OFF(EN)}.




图 7-5. Turn-On and Turn-Off Time Measurement Setup

7.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. \boxtimes 7-6 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




图 7-6. Break-Before-Make Delay Measurement Setup



7.7 t_{ON (VDD)} Time

The $t_{ON (VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. \mathbb{E} 7-7 shows the setup used to measure turn on time, denoted by the symbol $t_{ON (VDD)}$.




图 7-7. t_{ON (VDD)} Time Measurement Setup

7.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. $\boxed{8}$ 7-8 shows the setup used to measure propagation delay, denoted by the symbol t_{PD}.




图 7-8. Propagation Delay Measurement Setup



7.9 Charge Injection

The TMUX7234 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_{INJ} . \bigotimes 7-9 shows the setup used to measure charge injection from source (Sx) to drain (D).




图 7-9. Charge-Injection Measurement Setup

7.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. \mathbb{X} 7-10 shows the setup used to measure, and the equation used to calculate off isolation.




图 7-10. Off Isolation Measurement Setup



7.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. \mathbb{X} 7-11 shows the setup used to measure and the equation used to calculate crosstalk.




图 7-11. Crosstalk Measurement Setup

7.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. $\boxed{8}$ 7-12 shows the setup used to measure bandwidth.




图 7-12. Bandwidth Measurement Setup



7.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD.




图 7-13. THD Measurement Setup

7.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mVPP. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

T-14 shows how the decoupling capacitors reduce high frequency noise on the supply pins. This helps stabilize the supply and immediately filter as much of the supply noise as possible.




图 7-14. ACPSRR Measurement Setup




8 Detailed Description

8.1 Overview

The TMUX7234 contains four independently controlled SPDT switches with an \overline{EN} pin to enable or disable all four switches.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX7234 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail-to-Rail Operation

The valid signal path input or output voltage for the TMUX7234 ranges from V_{SS} to V_{DD} .

8.3.3 1.8 V Logic Compatible Inputs

The TMUX7234 has 1.8 V logic compatible control for all logic control inputs. 1.8 V logic level inputs allows the switch to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to *Simplifying Design with 1.8 V logic Muxes and Switches*.



8.3.4 Fail-Safe Logic

TMUX7234 supports Fail-Safe Logic on the control input pins (EN and SELx) allowing it to operate up to 44 V, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the TMUX7234 logic input pins to ramp up to +44 V while V_{DD} and V_{SS} = 0 V. The logic control inputs are protected against positive faults of up to +44 V in powered-off condition, but do not offer protection against negative overvoltage conditions.

8.3.5 Latch-Up Immune

Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX72xx family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX72xx family of switches and multiplexers to be used in harsh environments. For more information on latch-up immunity refer to *Using Latch Up Immune Multiplexers to Help Improve System Reliability*.

8.3.6 Ultra-Low Charge Injection

The TMUX7234 has a transmission gate topology, as shown in 🖄 8-1. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




图 8-1. Transmission Gate Topology

The TMUX7234 contains specialized architecture to reduce charge injection on the source (Sx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the drain (D). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the drain (D) instead of the source (Sx). As a general rule of thumb, Cp should be 20x larger than the equivalent load capacitance on the source (Sx). \boxtimes 8-2 shows charge injection variation with different compensation capacitors on the drain side. This plot was captured on the TMUX7219 as part of the TMUX72xx family with a 100pF load capacitance.






图 8-2. Charge Injection Compensation

8.4 Device Functional Modes

The enable \overline{EN} pin is an active-low logic pin that controls the connection between the source (SxA and SxB) and drain (Dx) pins of the device. The TMUX7234 SELx logic control inputs determine which source pin is connected to the drain pin for each channel. When the \overline{EN} pin of the TMUX7234 is pulled low, the SELx logic control inputs determine which source input is selected. When the \overline{EN} pin is pulled high, all of the switches are in an open state regardless of the state of the SELx logic control inputs. The control pins can be as high as 44 V.

The TMUX7234 can be operated without any external components except for the supply decoupling capacitors. The \overline{EN} and SELx pins have internal pull-down resistors of 4 M Ω . If unused, \overline{EN} and SELx pins should be tied to GND in order to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or Dx) should be connected to GND.

8.5 Truth Tables

表 8-1. TMUX7234 Truth Table Selected Source Pins Connected to EN SEL1 SEL2 SEL3 SEL4 **Drain Pins** X⁽¹⁾ 0 Х Х S1B to D1 0 0 1 Х Х Х S1A to D1 Х 0 Х Х S2B to D2 0 Х 1 Х Х S2A to D2 0 Х Х 0 Х S3B to D3 0 0 Х Х 1 Х S3A to D3 0 Х Х Х 0 S4B to D4 Х 0 Х Х S4A to D4 1 Х Х Х Hi-Z (OFF) 1 Х

表 8-1 shows the truth tables for the TMUX7234.

(1) X means do not care.



9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The TMUX7234 is part of the precision switches and multiplexers family of devices. This device operates with dual supplies (± 4.5 V to ± 22 V), a single supply (4.5 V and 44 V), or asymmetric supplies (such as, V_{DD} = 12 V and V_{SS} = -5 V), and offers rail-to-rail input and output. The TMUX7234 offers low R_{ON}, low on and off leakage currents and ultra-low charge injection performance. These features makes the TMUX7234 a precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

9.2 Typical Application

One key application of the TMUX7234 is in the ultrasonic water flow measurement system. Ultrasonic flow meters use time of flight (ToF) of an ultrasonic wave and its dependency and behavior in the medium using two transducer pairs for upstream and downstream paths. The signal waveforms are transmitted between two adjacent transducers. One transducer transmits an upstream path signal and the other transducer receives a downstream signal path. The flight time for the signal can be calculated using the known velocity of sound and length between the transducers. The upstream and downstream waveforms are processed on the main MCU to obtain the volume. Set 9-1 shows a circuit example utilizing the MSP430FR66047 MCU, high voltage low distortion operational amplifiers (THS3091), along with TMUX7234, 2:1, 4 channel precision switches. The TMUX7234 is used to select the Rx and Tx path of the transducer. The TMUX7234 offers low on-state resistance, flat capacitance performance, and low propagation delay which leads to very low signal distortion. The break-before-make feature allows transferring of a signal from one port to another, without shorting the inputs together. This device also offers low charge injection which makes this device suitable for high precision data acquisition systems.




图 9-1. Ultrasonic Water Flow Measurement System

9.2.1 Design Requirements

For this design example, use the parameters listed in $\frac{1}{8}$ 9-1.

PARAMETERS	VALUES									
Supply (V _{DD})	15 V									
Supply (V _{SS})	-15 V									
MUX I/O signal range	-15 V to 15 V (Rail-to-Rail)									
Control logic thresholds	1.8 V compatiable (up to V _{DD})									
EN	EN pulled low to enable the switch									

表 9-1. Design Parameters

9.2.2 Detailed Design Procedure

The TMUX7234 can operate without any external components except for the supply decoupling capacitors. All inputs passing through the switch must fall within the recommended operating conditions of the TMUX7234, including signal range and continuous current. $\ddagger 6.4$ shows how the signal range for this design can be -15 V to +15 V and the maximum continuous current can be up to 400 mA for wide-range current measurement with a positive supply of 15 V on V_{DD} and negative supply of -15 V on V_{SS}. The TMUX7234 device are bidirectional, single-pole double-throw (SPDT) switches that offer low on-resistance, low leakage, and low power. These features make these devices suitable for portable and power sensitive applications such as ultrasonic water metering systems. For a more detailed analysis of the ultrasonic water flow measurement system refer to the reference design.

9.2.3 Application Curve

The low on and off leakage currents of TMUX7234 and ultra-low charge injection performance make this device ideal for implementing high precision industrial systems. The TMUX7234 contains specialized architecture to reduce charge injection on the Source side (Sx) (For more details, see $\ddagger 8.3.6$). (a) 9-2 shows the plot for the charge injection versus drain voltage for the TMUX7234.




图 9-2. Charge Injection vs Drain Voltage



10 Power Supply Recommendations


TMUX7234 operates across a wide supply range of ±4.5 V to ±22 V (4.5 V to 44 V in single-supply mode). TMUX7234 also perform well with asymmetrical supplies such as V_{DD} = 12 V and V_{SS} = -5 V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. Use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F at both the V_{DD} and V_{SS} pins to ground for an improved supply noise immunity. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

11 Layout

11.1 Layout Guidelines

A reflection can occur when a PCB trace turns a corner at a 90° angle. A reflection occurs primarily because of the change of width of the trace. The trace width increases to 1.414 times the width at the apex of the turn. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self – inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. 🕅 11-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.





Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.


图 11-2 and 图 11-3 illustrates an example of a PCB layout with the TMUX7234. Some key considerations are:


- Decouple the supply pins with a 0.1 µF and 1 µF capacitor, placed lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.



11.2 Layout Example

图 11-2 shows an example board layout for the TMUX7234.









12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

- Texas Instruments, Using Latch Up Immune Multiplexers to Help Improve System Reliability application
 report
- · Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design reference guide
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application report
- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit application report
- Texas Instruments, QFN/SON PCB Attachment application report
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX7234PWR	ACTIVE	TSSOP	PW	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T234	Samples
TMUX7234RRQR	ACTIVE	WQFN	RRQ	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TMUX X234	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

18-Feb-2023



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	Il dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
Γ	TMUX7234PWR	TSSOP	PW	20	3000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
	TMUX7234RRQR	WQFN	RRQ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

20-Feb-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX7234PWR	TSSOP	PW	20	3000	356.0	356.0	35.0
TMUX7234RRQR	WQFN	RRQ	20	3000	367.0	367.0	35.0

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




RRQ0020A



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RRQ0020A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RRQ0020A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司