

Technical documentation



Support & training

TMUX1133, TMUX1134

SCDS412B - JUNE 2019 - REVISED JANUARY 2024

# TMUX113x 5V, Low-Leakage-Current, 2:1 (SPDT), 3 or 4-Channel Precision Switches

## 1 Features

Texas

- Single supply range: 1.08V to 5.5V
- Dual supply range: ±2.75V

INSTRUMENTS

- Low leakage current: 3pA
- Low charge injection: -1pC ٠
- Low on-resistance: 2Ω
- -40°C to +125°C operating temperature
- 1.8V logic compatible •
- Fail-safe logic •
- Rail to rail operation
- ٠ **Bidirectional signal path**
- Break-before-make switching
- ESD protection HBM: 2000V ٠

## 2 Applications

- **Field transmitters** ٠
- Programmable logic controllers (PLC)
- Factory automation and control •
- **Ultrasound scanners** •
- Patient monitoring and diagnostics
- Electrocardiogram (ECG)
- Data acquisition systems (DAQ)
- ATE test equipment •
- Battery test equipment •
- Instrumentation: lab, analytical, and portable
- Smart meters: water and gas •
- Optical networking ٠
- **Optical test equipmentt**
- **Portable POS** •
- Remote radio units
- Active antenna system (mMIMIO)

## **3 Description**

The TMUX113x devices are precision complementary metal-oxide semiconductor (CMOS) switches with multiple channels. The TMUX1133 is a 2:1, singlepole double-throw (SPDT), configuration with three independently controlled channels and an EN pin to enable or disable all three switches. The TMUX1134 contains four independently controlled SPDT switches. Wide operating supply of 1.08V to 5.5V, or ±2.75V dual supply, allows for use in a broad array of applications from medical equipment to industrial systems. The device supports bidirectional analog and digital signals on the source (Sx) and drain (Dx) pins ranging from  $V_{\text{SS}}$  to  $V_{\text{DD}}.$  For single supply applications V<sub>SS</sub> must be connected to GND.

All logic inputs have 1.8V logic compatible thresholds, allowing for both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-Safe Logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage.

The TMUX113x devices are part of the precision switches and multiplexers family. These devices have very low on and off leakage currents and low charge injection, allowing them to be used in high precision measurement applications. A low supply current of 8nA enables use in portable applications.

PART NUMBER	CHANNEL COUNT <sup>(1)</sup>	PACKAGE <sup>(2)</sup>
TMUX1133	3-Channel	PW (TSSOP, 16)
TMUX1134	4-Channel	PW (TSSOP, 20)

See Device Comparison (1)

TMUX1134

(2)For more information see Section 12

D1

D2

D3


D4

SEL3

SEL4

SEL2

SEL1









# **Table of Contents**

1 Features1
2 Applications1
3 Description1
4 Device Comparison Table2
5 Pin Configuration and Functions
6 Specifications5
6.1 Absolute Maximum Ratings5
6.2 ESD Ratings5
6.3 Recommended Operating Conditions5
6.4 Thermal Information6
6.5 Electrical Characteristics (V <sub>DD</sub> = 5V ±10 %)6
6.6 Electrical Characteristics (V <sub>DD</sub> = 3.3V ±10 %)8
6.7 Electrical Characteristics (V <sub>DD</sub> = 2.5V ±10 %),
(V <sub>SS</sub> = -2.5V ±10 %)9
6.8 Electrical Characteristics (V <sub>DD</sub> = 1.8V ±10 %) 11
6.9 Electrical Characteristics (V <sub>DD</sub> = 1.2V ±10 %) 12
6.10 Typical Characteristics14
7 Parameter Measurement Information17
7.1 On-Resistance17
7.2 Off-Leakage Current17
7.3 On-Leakage Current 18
7.4 Transition Time18
7.5 Break-Before-Make19
7.6 t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>
7.7 Charge Injection20

7.8 Off Isolation	20
7.9 Crosstalk	21
7.10 Bandwidth	
8 Detailed Description	
8.1 Overview	
8.2 Functional Block Diagram	
8.3 Feature Description	
8.4 Device Functional Modes	
8.5 Truth Tables	25
9 Application and Implementation	26
9.1 Application Information	26
9.2 Typical Application	
9.3 Power Supply Recommendations	28
9.4 Layout	
10 Device and Documentation Support	30
10.1 Documentation Support	30
10.2 Receiving Notification of Documentation Update	
10.3 Support Resources	30
10.4 Trademarks	30
10.5 Electrostatic Discharge Caution	30
10.6 Glossary	30
11 Revision History	30
12 Mechanical, Packaging, and Orderable	
Information	31

# 4 Device Comparison Table

PRODUCT DESCRIPTION	
TMUX1133	2:1 (SPDT), 3-Channel Switch
TMUX1134	2:1 (SPDT), 4-Channel Switch



 NAME

 S2B

 S2A

 S3B

 D3

 S3A

ĒΝ

 $V_{SS}$ 

GND

SEL3

SEL2

SEL1

S1A

S1B

D1

D2

V<sub>DD</sub>

8

9

10

11

12

13

14

15

16

## **5** Pin Configuration and Functions




Figure 5-1. TMUX1133: PW Package, 16-Pin TSSOP (Top View)

PIN		<b>TYPE</b> <sup>(1)</sup>	DESCRIPTION <sup>(2)</sup>	
	NO.	IIFE /		
	1	I/O	Source pin 2B. Can be an input or output.	
	2	I/O	Source pin 2A. Can be an input or output.	
	3	I/O	Source pin 3B. Can be an input or output.	
	4	I/O	Drain pin 3. Can be an input or output.	
	5	I/O	Source pin 3A. Can be an input or output.	
	6	I	Active low logic enable. When this pin is high, all switches are turned off. When this pin is low, the SELx inputs determine switch connection as listed in Table 8-1.	
	7	Р	Negative power supply. This pin is the most negative power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND. V <sub>SS</sub> must be	

Source pin 1A. Can be an input or output.

Source pin 1B. Can be an input or output.

Drain pin 1. Can be an input or output.

Drain pin 2. Can be an input or output.

Ground (0V) reference

connected to ground for single supply voltage applications.

Logic control select pin 3. Controls switch 3 connection as listed in Table 8-1.

Logic control select pin 2. Controls switch 2connection as listed in Table 8-1.

Logic control select pin 1. Controls switch 1 connection as listed in Table 8-1.

Positive power supply. This pin is the most positive power-supply potential. For reliable operation,

connect a decoupling capacitor ranging from  $0.1\mu$ F to  $10\mu$ F between V<sub>DD</sub> and GND.

#### Table 5-1. Pin Functions TMUX1133

(1) I = input, O = output, I/O = input and output, P = power

Ρ

I

I

I

I/O

I/O


I/O

I/O

Р

(2) Refer to Section 8.4 for what to do with unused pins





#### Figure 5-2. TMUX1134: PW Package, 20-Pin TSSOP (Top View)

PIN					
NAME	NO.	ITPE	DESCRIPTION <sup>(2)</sup>		
SEL1	1	I	Logic control select pin 1. Controls switch 1 connection as listed in Table 8-2.		
S1A	2	I/O	Source pin 1A. Can be an input or output.		
D1	3	I/O	Drain pin 1. Can be an input or output.		
S1B	4	I/O	Source pin 1B. Can be an input or output.		
V <sub>SS</sub>	5	Р	Negative power supply. This pin is the most negative power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND. V <sub>SS</sub> must be connected to ground for single supply voltage applications.		
GND	6	Р	.Ground (0V) reference.		
S2B	7	I/O	Source pin 2B. Can be an input or output.		
D2	8	I/O	Drain pin 2. Can be an input or output.		
S2A	9	I/O	Source pin 2A. Can be an input or output.		
SEL2	10	I	Logic control select pin 2. Controls switch 2 connection as listed in Table 8-2.		
SEL3	11	I	Logic control select pin 3. Controls switch 3 connection as listed in Table 8-2.		
S3A	12	I/O	Source pin 3A. Can be an input or output.		
D3	13	I/O	Drain pin 3. Can be an input or output.		
S3B	14	I/O	Source pin 3B. Can be an input or output.		
N.C.	15	Not Connected	Not Connected. Can be shorted to GND or left floating.		
V <sub>DD</sub>	16	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from $0.1\mu$ F to $10\mu$ F between V <sub>DD</sub> and GND.		
S4B	17	I/O	Source pin 4B. Can be an input or output.		
D4	18	I/O	Drain pin 4. Can be an input or output.		
S4A	19	I/O	Source pin 4A. Can be an input or output.		
SEL4	20	I	Logic control select pin 4. Controls switch 4 connection as listed in Table 8-2.		

#### Table 5-2. Pin Functions TMUX1134

(1) I = input, O = output, I/O = input and output, P = power

(2) Refer to Section 8.4 for what to do with unused pins



# **6** Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2) (3)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub> -V <sub>SS</sub>		-0.5	6	V
V <sub>DD</sub>	Supply voltage	-0.5	6	V
V <sub>SS</sub>		-3.0	0.3	V
$V_{SEL}$ or $V_{EN}$	Logic control input pin voltage (EN, SELx)	-0.5	6	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (EN, SELx)	-30	30	mA
$V_{S}$ or $V_{D}$	Source or drain voltage (SxA, SxB, Dx)	-0.5	V <sub>DD</sub> + 0.5	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (SxA, SxB, Dx)	IDC ± 10 % <sup>(4)</sup>	IDC ± 10 % <sup>(4)</sup>	mA
I <sub>S</sub> or I <sub>D (PEAK)</sub>	Source and drain peak current: (1 ms period max, 10% duty cycle maximum) (Sx, SxA, SxB, D, DA, DB)	Ipeak ± 10 % <sup>(4)</sup>	lpeak ± 10 % <sup>(4)</sup>	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C
P <sub>tot</sub>	Total power dissipation <sup>(5)</sup> <sup>(6)</sup>		500	mW
TJ	Junction temperature		150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

(4) Refer to Recommended Operating Conditions for IDC and IPeak ratings.

(5) For TSSOP(16)(PW) package: Ptot derates linearly above TA=89°C by 8.29mW/°C

(6) For TSSOP(20)(PW) package: Ptot derates linearly above TA=98°C by 9.78mW/°C

### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V <sub>DD</sub>	Positive power supply voltage (single)		1.08	5.5	V
V <sub>SS</sub>	Negative power supply voltage (dual)		-2.75	0	V
V <sub>DD</sub> - V <sub>SS</sub>	Supply rail voltage difference		1.08	5.5	V
$V_S$ or $V_D$	Signal path input/output voltage (source or d	rain pin) (SxA, SxB, Dx)	V <sub>SS</sub>	V <sub>DD</sub>	V
$V_{SEL}$ or $V_{EN}$	Logic control input pin voltage (EN, SELx)		0	5.5	V
T <sub>A</sub>	Ambient temperature		-40	125	°C
		Tj = 25°C		150	mA
	Continuous current through switch	Tj = 85°C		120	mA
IDC		Tj = 125°C		60	mA
	Tj = 130°C			50	



### 6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN NOM MAX	UNIT
	Peak current through switch(1 ms period max, 10%	Tj = 25°C	300	mA
Peak current through switch(1 ms period m duty cycle maximum)		Tj = 85°C	300	mA
	duty cycle maximum)	Tj = 125°C	180	mA
		Tj = 130°C	160	mA

#### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TMUX1133	TMUX1134	
		PW (TSSOP)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	120.6	102.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	51.0	43.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	66.8	53.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	8.7	6.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	66.2	53.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Electrical Characteristics ( $V_{DD}$ = 5V ±10 %)

At  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5V$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH						
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		2	4	Ω
R <sub>ON</sub>	On-resistance	I <sub>SD</sub> = 10mA	–40°C to +85°C			4.5	Ω
		Refer to Section 7.1	-40°C to +125°C			4	Ω
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		0.18		Ω
ΔR <sub>ON</sub>	On-resistance matching between channels	I <sub>SD</sub> = 10mA	-40°C to +85°C			0.4	Ω
		Refer to Section 7.1	–40°C to +125°C			4 4.5 4.9 0.4 0.5 1.6 1.6 0.08 0.3 0.9 0.1 0.35 2 0.1 0.35	Ω
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		0.85		Ω
R <sub>ON</sub>	On-resistance flatness	I <sub>SD</sub> = 10mA	–40°C to +85°C			4 4.5 4.9 0.4 0.5 1.6 1.6 0.08 0.3 0.9 0.1 0.35 2 0.1 0.35	Ω
FLAT		Refer to Section 7.1	-40°C to +125°C		1.6	Ω	
		V <sub>DD</sub> = 5V	25°C	-0.08	±0.003	0.08	nA
la ( a == )	Source off leakage current <sup>(1)</sup>	Switch Off $V_D = 4.5V / 1.5V$	–40°C to +85°C	-0.3		0.3	nA
I <sub>S(OFF)</sub>	Source on leakage currente	$V_{\rm S} = 1.5 \text{V} / 4.5 \text{V}$ Refer to Section 7.2	–40°C to +125°C	-0.9		0.9	nA
		V <sub>DD</sub> = 5V	25°C	-0.1	±0.003	0.1	nA
	Drain off leakage current <sup>(1)</sup>	Switch Off $V_D = 4.5V / 1.5V$	-40°C to +85°C	-0.35		0.35	nA
I <sub>D(OFF)</sub>		$V_{\rm S} = 1.5 \text{V} / 4.5 \text{V}$ Refer to Section 7.2	–40°C to +125°C	-2		2	nA
		V <sub>DD</sub> = 5V	25°C	-0.1	±0.003	0.1	nA
I <sub>D(ON)</sub>	Channel on leakage current	Switch On V <sub>D</sub> = V <sub>S</sub> = 4.5V / 1.5V	–40°C to +85°C	-0.35		0.35	nA
S(ON)		$v_D = v_S = 4.5 v / 1.5 v$ Refer to Section 7.3	–40°C to +125°C	-2		2	nA
LOGIC	INPUTS ( EN, SELx)		1	_I			



# 6.5 Electrical Characteristics (V<sub>DD</sub> = 5V $\pm$ 10 %) (continued)

At  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5V$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN TY	P MAX	UNIT
V <sub>IH</sub>	Input logic high		40°0 to 1405°0	1.49	5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0	0.87	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C	±0.00	)5	μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C		±0.05	μA
C	Logic input capacitance		25°C		1	pF
C <sub>IN</sub>	Logic input capacitance		–40°C to +125°C		2	pF
POWER	SUPPLY					
		Logic inputs = 0V or 5.5V	25°C	0.00	08	μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs – 0V or 5.5V	–40°C to +125°C		1	μA
DYNAM	IC CHARACTERISTICS					
		V <sub>S</sub> = 3V	25°C		12	ns
t <sub>TRAN</sub>	Transition time between channels	$R_{L}^{2} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C		18	ns
		Refer to Section 7.4	–40°C to +125°C		19	ns
		V <sub>S</sub> = 3V	25°C		8	ns
t <sub>open</sub> (BBM)	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C	1		ns
		Refer to Section 7.5	–40°C to +125°C	1		ns
		V <sub>S</sub> = 3V	25°C		12	ns
t <sub>ON(EN)</sub>	Enable turn-on time (TMUX1133 Only)	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C		21	ns
	(	Refer to Section 7.6	–40°C to +125°C		22	ns
		V <sub>S</sub> = 3V	25°C		6	ns
t <sub>OFF(EN)</sub>	Enable turn-off time (TMUX1133 Only)	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C		11	ns
		Refer to Section 7.6	–40°C to +125°C		12	ns
Q <sub>C</sub>	Charge Injection	$V_{S} = 1V$ $R_{S} = 0\Omega$ , $C_{L} = 1nF$ Refer to Section 7.7	25°C	-	-1	рС
0	Off loolsting	$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Section 7.8	25°C	(	65	dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Section 7.8	25°C		45	dB
v	Our set the	$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Section 7.9	25°C	-10	00	dB
X <sub>talk</sub>	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Section 7.9	25°C	-5	90	dB
BW	Bandwidth	$R_L = 50\Omega, C_L = 5pF$ Refer to Section 7.10	25°C	22	20	MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		6	pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C		17	pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C		20	pF

(1) When  $V_S$  is 4.5V,  $V_D$  is 1.5V or when  $V_S$  is 1.5V,  $V_D$  is 4.5V.



# 6.6 Electrical Characteristics (V<sub>DD</sub> = 3.3V ±10 %)

At  $T_A = 25^{\circ}$ C,  $V_{DD} = 3.3$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		3.7	8.8	Ω
R <sub>ON</sub>	On-resistance	I <sub>SD</sub> = 10mA	–40°C to +85°C			9.5	Ω
		Refer to Section 7.1	–40°C to +125°C			9.8	Ω
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		0.13		Ω
∆R <sub>ON</sub>	On-resistance matching between channels	I <sub>SD</sub> = 10mA	–40°C to +85°C			0.4	Ω
	Ghannois	Refer to Section 7.1	–40°C to +125°C			0.5	Ω
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		1.9		Ω
RON	On-resistance flatness	I <sub>SD</sub> = 10mA	–40°C to +85°C		2		Ω
LAT		Refer to Section 7.1	–40°C to +125°C		2.2		Ω
		V <sub>DD</sub> = 3.3V	25°C	-0.05	±0.001	0.05	nA
	Source off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 3V / 1V	–40°C to +85°C	-0.1		0.1	nA
S(OFF)		$V_{\rm S} = 1V / 3V$ Refer to Section 7.2	–40°C to +125°C	-0.7		0.7	nA
		V <sub>DD</sub> = 3.3V	25°C	-0.1	±0.005	0.1	nA
	Drain off leakage current <sup>(1)</sup>	Switch Off $y' = 2y' + 4y'$	–40°C to +85°C	-0.35		0.35	nA
D(OFF)	(TMUX1133 Only)	$V_D = 3V / 1V$ $V_S = 1V / 3V$ Refer to Section 7.2	–40°C to +125°C	-2		2	nA
-		V <sub>DD</sub> = 3.3V	25°C	-0.1	±0.005	0.1	nA
D(ON)	Channel on leakage current	Switch On $V_D = V_S = 3V / 1V$	–40°C to +85°C	-0.35		0.35	nA
S(ON)		Refer to Section 7.3	–40°C to +125°C	-2		2	nA
LOGIC	INPUTS ( EN, SELx)						
V <sub>IH</sub>	Input logic high		4000 / 40700	1.35		5.5	V
VIL	Input logic low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		25°C		±0.005		μΑ
IH IL	Input leakage current		–40°C to +125°C			±0.05	μA
<u>^</u>			25°C		1		pF
CIN	Logic input capacitance		–40°C to +125°C			2	pF
POWER	RSUPPLY		·				
	V		25°C		0.006		μA
DD	V <sub>DD</sub> supply current	Logic inputs = 0V or 5.5V	–40°C to +125°C			1	μA
OYNAN	IIC CHARACTERISTICS		1				
		V <sub>S</sub> = 2V	25°C		14		ns
TRAN	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			22	ns
		Refer to Section 7.4	–40°C to +125°C			22	ns
		V <sub>S</sub> = 2V	25°C		9		ns
OPEN	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	-40°C to +85°C	1			ns
BBM)		Refer to Section 7.5	–40°C to +125°C	1			ns
		V <sub>S</sub> = 2V	25°C	1	15		ns
ON(EN)	Enable turn-on time	v <sub>S</sub> = 2v R <sub>L</sub> = 200Ω, C <sub>L</sub> = 15pF	–40°C to +85°C	1		22	ns
(=)	(TMUX1133 Only)	Refer to Section 7.6	–40°C to +125°C	+		23	ns



# 6.6 Electrical Characteristics (V<sub>DD</sub> = 3.3V ±10 %) (continued)

At  $T_A = 25^{\circ}$ C,  $V_{DD} = 3.3$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 2V	25°C		8		ns
t <sub>OFF(EN)</sub>	Enable turn-off time (TMUX1133 Only)	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			13	ns
		Refer to Section 7.6	-40°C to +125°C			14	ns
Q <sub>C</sub>	Charge Injection	$V_{S} = 1V$ $R_{S} = 0\Omega, C_{L} = 1nF$ Refer to Section 7.7	25°C		-1		рС
0	Off Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Section 7.8	25°C		-65		dB
O <sub>ISO</sub>		$R_L = 50\Omega$ , $C_L = 5pF$ f = 10MHz Refer to Section 7.8	25°C	°C –45		dB	
v		$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Section 7.9	25°C		-100		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , $C_L = 5pF$ f = 10MHz Refer to Section 7.9	25°C		-90		dB
BW	Bandwidth	$R_L = 50\Omega, C_L = 5pF$ Refer to Section 7.10	25°C		220		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		6		pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C		17		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C		20		pF

(1) When  $V_S$  is 3V,  $V_D$  is 1V or when  $V_S$  is 1V,  $V_D$  is 3V.

# 6.7 Electrical Characteristics ( $V_{DD}$ = 2.5V ±10 %), ( $V_{SS}$ = -2.5V ±10 %)

At  $T_A = 25^{\circ}$ C,  $V_{DD} = +2.5$ V,  $V_{SS} = -2.5$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	OG SWITCH						
		$V_{\rm S} = V_{\rm SS}$ to $V_{\rm DD}$	25°C		2	4	Ω
R <sub>ON</sub>	On-resistance	I <sub>SD</sub> = 10mA	-40°C to +85°C			4.5	Ω
		Refer to Section 7.1	-40°C to +125°C			4.9	Ω
		$V_{\rm S}$ = $V_{\rm SS}$ to $V_{\rm DD}$	25°C		0.18		Ω
ΔR <sub>ON</sub>	On-resistance matching between channels	$I_{SD} = 10 \text{mA}$	-40°C to +85°C			0.4	Ω
		Refer to Section 7.1	–40°C to +125°C			0.5	Ω
_		$V_{\rm S}$ = $V_{\rm SS}$ to $V_{\rm DD}$	25°C		0.85		Ω
R <sub>ON</sub> FLAT	On-resistance flatness	I <sub>SD</sub> = 10mA Refer to Section 7.1	-40°C to +85°C			1.6	Ω
FLAI			-40°C to +125°C			1.6	Ω
		V <sub>DD</sub> = +2.5V, V <sub>SS</sub> = -2.5V	25°C	-0.08	±0.005	0.08	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch Off $V_D = +2V / -1V$	–40°C to +85°C	-0.3		0.3	nA
'S(OFF)	Course on leakage current	$V_{\rm S} = -1V / +2V$ Refer to Section 7.2	–40°C to +125°C	-0.9		0.9	nA
		V <sub>DD</sub> = +2.5V, V <sub>SS</sub> = -2.5V	25°C	-0.1	±0.01	0.1	nA
	Drain off leakage current <sup>(1)</sup>	Switch Off $V_D = +2V / -1V$	–40°C to +85°C	-0.35		0.35	nA
I <sub>D(OFF)</sub>		$V_{\rm S} = -1V / +2V$ Refer to Section 7.2	–40°C to +125°C	-2		2	nA



# 6.7 Electrical Characteristics (V<sub>DD</sub> = 2.5V ±10 %), (V<sub>SS</sub> = –2.5V ±10 %) (continued)

At  $T_A = 25^{\circ}$ C,  $V_{DD} = +2.5$ V,  $V_{SS} = -2.5$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V <sub>DD</sub> = +2.5V, V <sub>SS</sub> = -2.5V	25°C	-0.1	±0.01	0.1	nA
D(ON)	Channel on leakage current	Switch On $(-1)^{(-1)}$	-40°C to +85°C	-0.35		0.35	nA
S(ON)		$V_D = V_S = +2V / -1V$ Refer to Section 7.3	-40°C to +125°C	-2		2	nA
LOGIC I	NPUTS ( EN, SELx)						
V <sub>IH</sub>	Input logic high			1.2		2.75	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0		0.73	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
 I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.05	μA
			25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
	N/		25°C		0.008		μA
DD	V <sub>DD</sub> supply current	Logic inputs = 0V or 2.75V	–40°C to +125°C			1	μA
			25°C		0.008		μA
I <sub>SS</sub>	V <sub>SS</sub> supply current	Logic inputs = 0V or 2.75V	-40°C to +125°C			1	μA
DYNAM							
		V <sub>S</sub> = 1.5V	25°C		12		ns
TRAN	Transition time between channels	$R_L = 200\Omega, C_L = 15pF$	-40°C to +85°C			20	ns
		Refer to Section 7.4	-40°C to +125°C			21	ns
		1/-15/	25°C		8		ns
t <sub>OPEN</sub>	Break before make time	V <sub>S</sub> = 1.5V R <sub>L</sub> = 200Ω, C <sub>L</sub> = 15pF	–40°C to +85°C	1			ns
BBM)		Refer to Section 7.5	-40°C to +125°C	1			ns
		V <sub>S</sub> = 1.5V	25°C		12		ns
t <sub>ON(EN)</sub>	Enable turn-on time	$R_{\rm L} = 200\Omega, C_{\rm L} = 15 pF$	-40°C to +85°C			21	ns
	(TMUX1133 Only)	Refer to Section 7.6	-40°C to +125°C			22	ns
		<u>)</u> ( , , , , ) (	25°C		6		ns
t <sub>OFF(EN)</sub>	Enable turn-off time	V <sub>S</sub> = 1.5V R <sub>L</sub> = 200Ω, C <sub>L</sub> = 15pF	-40°C to +85°C		-	14	ns
	(TMUX1133 Only)	Refer to Section 7.6	-40°C to +125°C			15	ns
Q <sub>C</sub>	Charge Injection	$V_{S} = -1V$ $R_{S} = 0\Omega, C_{L} = 1nF$ Refer to Section 7.7	25°C		-1		pC
		$R_{L} = 50\Omega, C_{L} = 5pF$ f = 1MHz Refer to Section 7.8	25°C		-65		dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Section 7.8	25°C		-45		dB
~	Createlly	$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Section 7.9	25°C		-100		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Section 7.9	25°C		-90		dB
BW	Bandwidth	$R_L = 50\Omega, C_L = 5pF$ Refer to Section 7.10	25°C		220		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		6		pF

# 6.7 Electrical Characteristics ( $V_{DD}$ = 2.5V ±10 %), ( $V_{SS}$ = –2.5V ±10 %) (continued)

At  $T_A = 25^{\circ}$ C,  $V_{DD} = +2.5$ V,  $V_{SS} = -2.5$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	ТА	MIN	TYP	MAX	UNIT
$C_{DOFF}$	Drain off capacitance	f = 1MHz	25°C		17		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C		20		pF

(1) When  $V_S$  is positive,  $V_D$  is negative or when  $V_S$  is negative,  $V_D$  is positive.

# 6.8 Electrical Characteristics (V<sub>DD</sub> = 1.8V ±10 %)

At  $T_A = 25^{\circ}$ C,  $V_{DD} = 1.8$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH						
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		40		Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10 \text{mA}$	–40°C to +85°C			80	Ω
		Refer to Section 7.1	-40°C to +125°C			80	Ω
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		0.4		Ω
ΔR <sub>ON</sub>	On-resistance matching between channels	I <sub>SD</sub> = 10mA	–40°C to +85°C			1.5	Ω
		Refer to Section 7.1	–40°C to +125°C			1.5	Ω
		V <sub>DD</sub> = 1.98V	25°C	-0.05	±0.003	0.05	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 1.62V / 1V	–40°C to +85°C	-0.1		0.1	nA
'S(OFF)	Course on reality current	$V_{S} = 1V / 1.62V$ Refer to Section 7.2	–40°C to +125°C	-0.5		0.5	nA
		V <sub>DD</sub> = 1.98V	25°C	-0.1	±0.005	0.1	nA
	Drain off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 1.62V / 1V	–40°C to +85°C	-0.5		0.5	nA
I <sub>D(OFF)</sub>	Drain on leakage currenter	$V_{\rm S} = 1V / 1.62V$ Refer to Section 7.2	–40°C to +125°C	-2		2	nA
		V <sub>DD</sub> = 1.98V	25°C	-0.1	±0.005	0.1	nA
D(ON)	Channel on leakage current	Switch On V <sub>D</sub> = V <sub>S</sub> = 1.62V / 1V	-40°C to +85°C	-0.5		0.5	nA
I <sub>S(ON)</sub>		Refer to Section 7.3	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS ( EN, SELx)						
VIH	Input logic high		10°C to 1125°C	1.07		5.5	V
V <sub>IL</sub>	Input logic low		40°C to +125°C	0		0.68	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		–40°C to +125°C			±0.05	μA
<u> </u>			25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWEF	R SUPPLY			•			
		$L_{\text{origination}} = 0 / \text{or } E_{\text{origination}} / 0 / 0 / 0 / 0 / 0 / 0 / 0 / 0 / 0 /$	25°C		0.001		μA
DD	V <sub>DD</sub> supply current	Logic inputs = 0V or 5.5V	-40°C to +125°C			0.85	μA
DYNAN	NIC CHARACTERISTICS						
		V <sub>S</sub> = 1V	25°C		28		ns
TRAN	Transition time between channels	$R_L = 200\Omega, C_L = 15pF$	–40°C to +85°C			48	ns
		Refer to Section 7.4	-40°C to +125°C			48	ns
		$V_{S} = 1V$	25°C		16		ns
	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C	1			ns
(BBM)		Refer to Section 7.5	-40°C to +125°C	1			ns

Copyright © 2024 Texas Instruments Incorporated



# 6.8 Electrical Characteristics (V<sub>DD</sub> = 1.8V ±10 %) (continued)

At  $T_A = 25^{\circ}$ C,  $V_{DD} = 1.8$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 1V	25°C		28		ns
t <sub>ON(EN)</sub>	Enable turn-on time (TMUX1133 Only)	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			48	ns
		Refer to Section 7.6	–40°C to +125°C			48	ns
		V <sub>S</sub> = 1V	25°C		16		ns
t <sub>OFF(EN)</sub>	Enable turn-off time (TMUX1133 Only)	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			27	ns
		Refer to Section 7.6	-40°C to +125°C			27	ns
Q <sub>C</sub>	Charge Injection	$V_{S} = 1V$ $R_{S} = 0\Omega$ , $C_{L} = 1nF$ Refer to Section 7.7	25°C		-1		рС
0	Off Indiation	$R_{L} = 50\Omega, C_{L} = 5pF$ f = 1MHz Refer to Section 7.8	25°C		-65		dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Section 7.8	25°C		-45		dB
v	Createlly	$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Section 7.9	25°C		-100		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Section 7.9	25°C		-90		dB
BW	Bandwidth	$R_L = 50\Omega, C_L = 5pF$ Refer to Section 7.10	25°C		220		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		6		pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C		17		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C		20		pF

(1) When  $V_S$  is 1.62V,  $V_D$  is 1V or when  $V_S$  is 1V,  $V_D$  is 1.62V.

# 6.9 Electrical Characteristics (V<sub>DD</sub> = 1.2V ±10 %)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	OG SWITCH						
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		70		Ω
R <sub>ON</sub>	On-resistance	I <sub>SD</sub> = 10mA	-40°C to +85°C			105	Ω
		Refer to Section 7.1	-40°C to +125°C				Ω
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		0.4		Ω
$\Delta R_{ON}$	On-resistance matching between channels	I <sub>SD</sub> = 10mA	-40°C to +85°C			1.5	Ω
	onumoio	Refer to Section 7.1	-40°C to +125°C			1.5	Ω
		V <sub>DD</sub> = 1.32V	25°C	-0.05	±0.003	0.05	nA
	Source off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 1V / 0.8V	–40°C to +85°C	-0.1		0.1	nA
I <sub>S(OFF)</sub>		$V_{\rm S} = 0.8V / 1V$ Refer to Section 7.2	–40°C to +125°C	-0.5		0.5	nA
		V <sub>DD</sub> = 1.32V	25°C	-0.1	±0.005	0.1	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 1V / 0.8V	–40°C to +85°C	-0.5		0.5	nA
U(UFF)		$V_{\rm S} = 0.8V / 1V$ Refer to Section 7.2	–40°C to +125°C	-2		2	nA



## 6.9 Electrical Characteristics (V<sub>DD</sub> = 1.2V ±10 %) (continued)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V <sub>DD</sub> = 1.32V	25°C	-0.1	±0.005	0.1	nA
I <sub>D(ON)</sub>	Channel on leakage current	Switch On $V_D = V_S = 1V / 0.8V$	-40°C to +85°C	-0.5		0.5	nA
I <sub>S(ON)</sub>		Refer to Section 7.3	–40°C to +125°C	-2		2	nA
LOGIC	INPUTS ( EN, SELx)						
V <sub>IH</sub>	Input logic high		10°0 to 1105°0	0.96		5.5	V
V <sub>IL</sub>	Input logic low			0		0.36	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.05	μA
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
UIN	Logic input capacitance		–40°C to +125°C			2	pF
POWER	SUPPLY						
	V <sub>DD</sub> supply current	Logic inputs = 0V or 5.5V	25°C		0.001		μA
IDD			–40°C to +125°C			0.7	μA
DYNAM							
		V <sub>S</sub> = 1V	25°C		55		ns
t <sub>TRAN</sub>	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			201	ns
		Refer to Section 7.4	–40°C to +125°C			201	ns
		$V_{\rm S} = 1V$	25°C		28		ns
t <sub>OPEN</sub> (BBM)	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C	1			ns
(DDM)		Refer to Section 7.5	–40°C to +125°C	1			ns
		$V_{\rm S} = 1V$	25°C		60		ns
t <sub>ON(EN)</sub>	Enable turn-on time (TMUX1133 Only)	$R_{L}^{o}$ = 200 $\Omega$ , $C_{L}$ = 15pF	–40°C to +85°C			201	ns
	(	Refer to Section 7.6	–40°C to +125°C			201	ns
		V <sub>S</sub> = 1V	25°C		45		ns
t <sub>OFF(EN)</sub>	Enable turn-off time (TMUX1133 Only)	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			150	ns
		Refer to Section 7.6	–40°C to +125°C			150	ns
Q <sub>C</sub>	Charge Injection	$V_{S} = 1V$ $R_{S} = 0\Omega$ , $C_{L} = 1nF$ Refer to Section 7.7	25°C		-1		рС
0	Off Indiation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Section 7.8	25°C		-65		dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 10MHz Refer to Section 7.8	25°C		-45		dB
v	Oregetelle	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Section 7.9	25°C		-100		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Section 7.9	25°C		-90		dB
BW	Bandwidth	$R_L = 50\Omega, C_L = 5pF$ Refer to Section 7.10	25°C		220		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		6		pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C		17		pF

13





### 6.9 Electrical Characteristics ( $V_{DD}$ = 1.2V ±10 %) (continued)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
$C_{SON}$ $C_{DON}$	On capacitance	f = 1MHz	25°C		20		pF

(1) When  $V_S$  is 1V,  $V_D$  is 0.8V or when  $V_S$  is 0.8V,  $V_D$  is 1V.

#### 6.10 Typical Characteristics








## 6.10 Typical Characteristics (continued)


at T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V (unless otherwise noted)





### 6.10 Typical Characteristics (continued)

at T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V (unless otherwise noted)





### 7 Parameter Measurement Information

### 7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in Figure 7-1. Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :




Figure 7-1. On-Resistance Measurement Setup

#### 7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

The setup used to measure both off-leakage currents is shown in Figure 7-2.




Figure 7-2. Off-Leakage Measurement Setup



#### 7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement. Figure 7-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




Figure 7-3. On-Leakage Measurement Setup

#### 7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-4 shows the setup used to measure transition time, denoted by the symbol t<sub>TRANSITION</sub>.




Figure 7-4. Transition-Time Measurement Setup



#### 7.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 7-5 shows the setup used to measure break-before-make delay, denoted by the symbol t<sub>OPEN(BBM)</sub>.





Figure 7-5. Break-Before-Make Delay Measurement Setup

### 7.6 t<sub>ON(EN)</sub> and t<sub>OFF(EN)</sub>

Turn-on time is defined as the time taken by the output of the device to rise to 10% after the enable has risen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-6 shows the setup used to measure turn-on time, denoted by the symbol  $t_{ON(EN)}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-6 shows the setup used to measure turn-off time, denoted by the symbol  $t_{OFF(EN)}$ .







### 7.7 Charge Injection

The TMUX1133 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_c$ . Figure 7-7 shows the setup used to measure charge injection from source (Sx) to drain (D).





Figure 7-7. Charge-Injection Measurement Setup

### 7.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 7-8 shows the setup used to measure, and the equation used to calculate off isolation.

(1)







Off Isolation = 
$$20 \cdot Log\left(\frac{V_{OUT}}{V_S}\right)$$

## 7.9 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 7-9 shows the setup used to measure, and the equation used to calculate crosstalk.




Figure 7-9. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk = 
$$20 \cdot Log\left(\frac{V_{OUT}}{V_S}\right)$$
 (2)



#### 7.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 7-10 shows the setup used to measure bandwidth.




Figure 7-10. Bandwidth Measurement Setup




## 8 Detailed Description

#### 8.1 Overview

The TMUX1133 contains three independently controlled single-pole double-throw (SPDT) switches and has an active low  $\overline{EN}$  pin to enable or disable all three switches simultaneously. The TMUX1134 contains four independently controlled SPDT switches.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Bidirectional Operation

The TMUX113x devices conduct equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

#### 8.3.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX113x ranges from  $V_{SS}$  to  $V_{DD}$ . For single supply applications  $V_{SS}$  can be connected to GND.

#### 8.3.3 1.8V Logic Compatible Inputs

The TMUX113x devices have 1.8V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8V logic control when operating at 5.5V supply voltage. 1.8V logic level inputs allows the TMUX113x devices to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. The current consumption of the TMUX113x devices increase when using 1.8V logic with higher supply voltage as shown in Figure 6-11. For more information on 1.8V logic implementations refer to *Simplifying Design with 1.8V logic Muxes and Switches* 

#### 8.3.4 Fail-Safe Logic

The TMUX113x devices support Fail-Safe Logic on the control input pins (SELx and  $\overline{\text{EN}}$ ) allowing for operation up to 5.5V, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pins, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX113x devices to be ramped to 5.5V while V<sub>DD</sub> = 0V. Additionally, the feature enables operation of the TMUX113x devices with V<sub>DD</sub> = 1.2V while allowing the select pins to interface with a logic level of another device up to 5.5V.



#### 8.3.5 Ultra-low Leakage Current

The TMUX1133 and TMUX1134 provide extremely low on-leakage and off-leakage currents. The TMUX113x devices are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. Figure 8-1 shows typical leakage currents of the TMUX113x devices versus input voltage.




Figure 8-1. Leakage Current vs Input Voltage

#### 8.3.6 Ultra-Low Charge Injection

The TMUX113x devices have a transmission gate topology, as shown in Figure 8-2. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.

The TMUX113x devices have special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to -1pC at  $V_S$  = 1V as shown in Figure 8-3.




Figure 8-2. Transmission Gate Topology




Figure 8-3. Charge Injection vs Source Voltage



#### 8.4 Device Functional Modes

The select (SELx) pins are logic pins that control the connection between the source (SxA and SxB) and drain (Dx) pins of the TMUX113x devices. When a source pin is not selected that pin is in an open state (HI-Z). When a source pin is selected the switch conducts to drain. The logic control pins can be as high as 5.5V.

When the  $\overline{EN}$  pin of the TMUX1133 is pulled low the SELx logic control inputs determine which source input is selected. When the  $\overline{EN}$  pin is pulled high, all of the switches are in an open state regardless of the state of the SELx logic control inputs. The TMUX1134 SELx logic control inputs determine which source pin is connected to the drain pin for each channel.

The TMUX113x devices can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins must be tied to GND or  $V_{DD}$  so that the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (SxA, SxB, or Dx) should be connected to GND.

#### 8.5 Truth Tables

 Table 8-1 and Table 8-2 lists the truth tables for the TMUX1133 and TMUX1134 respectively.

EN	SEL1 <sup>(1)</sup>	SEL2	SEL3	Selected Source Pins Connected To Drain Pins								
0	0	Х	Х	S1A to D1								
0	1	Х	Х	S1B to D1								
0	Х	0	Х	S2A to D2								
0	Х	1	Х	S2B to D2								
0	Х	Х	0	S3A to D3								
0	Х	Х	1	S3B to D3								
1	Х	Х	Х	Hi-Z (OFF)								

#### Table 8-1. TMUX1133 Truth Table

SEL1	1 SEL2 SEL3 SEL4 Selected Source Pins Connected To D Pins										
0	Х	Х	Х	S1B to D1							
1	Х	Х	Х	S1A to D1							
Х	0	Х	Х	S2B to D2							
Х	1	Х	Х	S2A to D2							
Х	Х	0	Х	S3B to D3							
Х	Х	1	Х	S3A to D3							
Х	Х	Х	0	S4B to D4							
Х	Х	Х	1	S4A to D4							

#### Table 8-2. TMUX1134 Truth Table

(1) X denotes *do not care*.



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The TMUX11xx family offers ultra-low input/output leakage currents and low charge injection. These devices operate up to 5.5V, and offer true rail-to-rail input and output switching of both analog and digital signals. The TMUX113x devices have low on-capacitance which allows faster settling time when switching between inputs in the time domain. These features make the TMUX11xx devices a family of precision, high-performance switches and multiplexers for low-voltage applications.

#### 9.2 Typical Application

Figure 9-1 shows an example circuit where the TMUX1133 or TMUX1134 can be used to minimize board space by integrating various applications into a multi-channel 2:1 (SPDT) switch. The application uses a 3-channel, or 4-channel SPDT switch to optimize the tradeoffs of system flexibility and board space.




Figure 9-1. Multi-channel 2:1, Switching Applications

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

#### Table 9-1. Design Parameters

PARAMETERS	VALUES
Supply (V <sub>DD</sub> )	5V
Input / Output Voltage range	0V to 5V
Input / Output Current range	4mA to 20mA
Control logic thresholds	1.8V compatible



#### 9.2.2 Detailed Design Procedure

The TMUX113x devices can be operated without any external components except for the supply decoupling capacitors, however pull-down or pull-up resistors are recommended on the logic control inputs so that each channel is in a known state. All inputs passing through the switch must fall within the recommend operating conditions, including signal range and continuous current. For this design with a single supply of 5V the signal range can be 0V to 5V, and the maximum continuous current can be 30mA.

Industrial applications such as in factory automation and control; test and measurement benefit from using a multi-channel 2:1 switch, because it allows additional flexibility in the design. A single 2:1 switch has numerous applications such as:

- 1. Switching between an analog signal path and a calibration path so that the system is calibrated across the life of a product or after installation.
- 2. Configuring a single channel to accept either a voltage or current input through software allowing for system flexibility across applications where the end users input signals may differ.
- 3. Allowing a single channel to be configured as either an analog input or analog output. Providing additional control to a system while minimizing the number of physical connectors

Figure 9-1 shows how to configure a multi-channel analog switch to address these design implementations for additional control and flexibility in the system. The on-resistance of the TMUX113x devices is very low,  $2\Omega$  typical, and has a maximum on-leakage current of 2nA which allows the devices to be used in precision measurement applications. A system with a 4mA to 20mA signal can achieve >20bits of precision due to the extremely low leakage current of the TMUX113x devices.

#### 9.2.3 Application Curve

The TMUX113x devices are capable of switching signals with minimal distortion because of the ultra-low leakage currents and low on-resistance. Figure 9-2 shows how the leakage current of the TMUX113x varies with different input voltages.




Figure 9-2. On-Leakage vs Source or Drain Voltage



#### 9.3 Power Supply Recommendations

The TMUX113x devices operate across a wide supply range of 1.08V to 5.5V single supply, or  $\pm 2.75V$  for dual supply applications. For single supply voltage applications V<sub>SS</sub> must be connected to GND. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{DD}$  and  $V_{SS}$  supplies to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 µF to 10 µF from  $V_{DD}$  and  $V_{SS}$  to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

### 9.4 Layout

#### 9.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 9-3. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.


Figure 9-4 and Figure 9-5 shows examples of a PCB layout with the TMUX1133 and TMUX1134 respectively. Some key considerations are:

- Decouple the V<sub>DD</sub> and V<sub>SS</sub> pins with a 0.1µF capacitor, placed as close to the pin as possible. Ensure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.



### 9.4.2 Layout Example

Figure 9-4 shows an example board layout for the TMUX1133.








Figure 9-5 shows an example board layout for the TMUX1134.







## **10 Device and Documentation Support**

### **10.1 Documentation Support**

#### **10.1.1 Related Documentation**

For related documentation, see the following:

- Texas Instruments, Ultrasonic Gas Meter Front-End With MSP430™ Reference Design.
- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit.
- Texas Instruments, Improve Stability Issues with Low CON Multiplexers.
- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches.
- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.
- Texas Instruments, QFN/SON PCB Attachment.
- Texas Instruments, Quad Flatpack No-Lead Logic Packages.

#### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **11 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (August 2019) to Revision B (January 2024)	Page
•	Edited Functional Block Diagram images to show logic state	1
•	Updated Is or Id (Continuous Current) values	<mark>5</mark>
•	Added Ipeak values to recommended operating conditions table	

С	Changes from Revision * (June 2019) to Revision A (August 2019)							
•	Changed the device From: Advanced Information To: Production data	1						



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1133PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM1133	Samples
TMUX1134PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM1134	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020



Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	Il dimensions are nominal												
ſ	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TMUX1133PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
	TMUX1134PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1133PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX1134PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PW0016A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# **PW0020A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0020A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0020A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated