











TLC59581

ZHCSEA1 - OCTOBER 2015

TLC59581 具有预充电 FET、LOD Caterpillar 消除功能和显示数据存储器 目支持 32 路多路复用的 48 通道 16 位 ES-PWM LED 驱动器

特性

- 48 个恒定灌电流输出通道
- 具有最大亮度控制 (BC)/最大颜色亮度控制 (CC) 数 据的灌电流:
 - 5 VCC 时为 25mA
 - 3.3 VCC 时为 20mA
- 全局亮度控制 (BC): 3位(8步长)
- 每个颜色组的颜色亮度控制 (CC): 9位(512步长),分为三组
- 发光二极管 (LED) 电源电压高达 10V
- V_{CC} = 3.0V 至 5.5V
- 恒流精度
 - 通道到通道 = ±1% (典型值), ±3% (最大 值)
 - 器件到器件 = ±1% (典型值), ±2% (最大 信)
- 数据传输速率: 25MHz
- 灰度时钟频率: 33MHz
- 预充电场效应晶体管 (FET) 可避免重影现象
- 增强电路可消除 Caterpillar 效应
- 低灰度增强
- LED 开路检测 (LOD)
- 热关断 (TSD)
- 运行温度: -40°C 至 85°C

2 应用范围

- 采用多路复用系统的 LED视频显示屏
- 采用多路复用系统的 LED 信号板
- 高刷新率、高密度的 LED 面板

3 说明

TLC59581 是一款 48 通道恒定灌电流驱动器。每个通 道都具有单独可调的 65536 步长脉宽调制 (PWM) 灰 度 (GS) 亮度控制。

输出通道分为三组。各组都具有 512 步长颜色亮度控 制 (CC) 功能。CC 可调节颜色之间的亮度。全部 48 通道的最大电流值可通过 8 步长全局亮度控制 (BC) 功 能设置。BC 调节 LED 驱动器之间的亮度偏差。可通 过一个串行接口端口访问 GS、CC 和 BC 数据。

TLC59581 具有一个错误标志: LED 开路检测 (LOD)。该标志可通过串行接口端口读取。为解决开路 LED 引发的此类 caterpillar 问题, TLC59581 器件具 有一个增强型电路。该电路可提供 caterpillar 效应消 除、热关断 (TSD) 和 IREF 电阻短路保护 (ISP) 功能, 以确保较高的系统稳定性。TLC59581 器件还具有节电 模式,可在输出全部关闭后将总流耗降为 0.8mA (典 型值)。TLC59581器件是一款提升多路复用面板低灰 度显示模式性能的良好解决方案。


请参见应用笔记《使用 TLC59581 构建高密度、高刷 新率多路复用 LED 面板》, SLVA744。

器件信息の

器件型号	封装	封装尺寸 (标称值)
TLC59581	VQFN (56)	8.00mm x 8.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

典型应用电路原理图(以菊花链方式连接的多个 TLC59581)









1 2 3 4	特性	8	Detailed Description 8.1 Overview 8.2 Functional Block Diagram 8.3 Device Functional Modes.	15 16
5	Pin Configuration and Functions	9	Application and Implementation	21
6	Specifications6	10	Power Supply Recommendations	21
	6.1 Absolute Maximum Ratings 6	11	Layout	21
	6.2 ESD Ratings 6		11.1 Layout Guidelines	21
	6.3 Recommended Operating Conditions 6		11.2 Layout Example	
	6.4 Thermal Information	12	器件和文档支持	22
	6.5 Electrical Characteristics 8		12.1 社区资源	<mark>22</mark>
	6.6 Typical Characteristics		12.2 相关链接	<mark>22</mark>
7	Parameter Measurement Information 12		12.3 商标	
	7.1 Pin Equivalent Input and Output Schematic		12.4 静电放电警告	22
	Diagrams12		12.5 Glossary	22
	7.2 Timing Diagrams	13	机械、封装和可订购信息	23

4 修订历史记录

日期	修订版本	注释
2015年10月	*	最初发布版本。

Pin Configuration and Functions





Pin Functions

PIN NAME NO.		I/O	DESCRIPTION		
		1/0			
GCLK	29	I	Grayscale(GS) pulse width modulation (PWM) reference clock control for OUTXn. Each GCLK rising edge increase the GS counter by 1 for PWM control.		
GND	ThermalPad	_	Power ground. The thermal pad must be soldered to GND on PCB.		
IREF	1	_	Maximum constant-current value setting. The OUTR0 to OUTB15 maximum constant output current are set to the desired values by connecting an external resistor between IREF and IREFGND. See ⁽¹⁾ for more detail. The external resistor should be placed close to the device.		
IREFGND	56	_	Analog ground. Dedicated ground pin for the external IREF resistor. This pin should be connected to analog ground trace which is connected to power ground near the common GND point of board.		
LAT	AT 27 I The LAT falling edge latches the data from the common shift register memory or function control (FC) register FC1 or FC2.		The LAT falling edge latches the data from the common shift register into the GS data memory or function control (FC) register FC1 or FC2.		

The deviation of each output in same color group (OUTR0~15 or OUTG0~15 or OUTB0~15) from the average of same color group constant current. The deviation is calculated by the formula. (X = R or G or B, n = 0~15)

$$\Delta(\%) = \left[\frac{IOUTXn}{\frac{(IOUTX0 + IOUTX1 + ... + IOUTX14 + IOUTX15)}{16}} - 1 \right] \times 100$$



Pin Functions (continued)

Р	IN					
NAME	NO.	I/O	DESCRIPTION			
OUTR0	8					
OUTR1	11					
OUTR2	14					
OUTR3	17					
OUTR4	20					
OUTR5	23					
OUTR6	30					
OUTR7	TR7 33	Constant current output for RED LED. Multiple outputs can be tied together to increase the constant current capability. Different voltages can be applied to each output. These outputs				
OUTR8	36	0	are turned on-off by GCLK signal and the data in GS data memory.			
OUTR9	39					
OUTR10	44					
OUTR11	47					
OUTR12	50					
OUTR13	53					
OUTR14	2					
OUTR15	5					
OUTG0	9					
OUTG1	12					
OUTG2	15					
OUTG3	18					
OUTG4	21					
OUTG5	24					
OUTG6	31					
OUTG7	34	0	Constant current output for GREEN LED. Multiple outputs can be tied together to increase the constant current capability. Different voltages can be applied to each output. These			
OUTG8	37	O	outputs are turned on-off by GCLK signal and the data in GS data memory.			
OUTG9	40					
OUTG10	OUTG10 45 OUTG11 48 OUTG12 51					
OUTG11						
OUTG12						
OUTG13	54					
OUTG14	3					
OUTG15	6					



Pin Functions (continued)

PIN		1/0	DECORPORTION		
NAME	NO.	1/0	DESCRIPTION		
OUTB0	10				
OUTB1	13				
OUTB2	16				
OUTB3	19				
OUTB4	22				
OUTB5	25				
OUTB6	32				
OUTB7	35	0	Constant current output for BLUE LED. Multiple outputs can be tied together to increase the constant current capability. Different voltages can be applied to each output. These outputs		
OUTB8	38		are turned on-off by GCLK signal and the data in GS data memory.		
OUTB9	41				
OUTB10	46				
OUTB11	49				
OUTB12	52				
OUTB13	55				
OUTB14	4				
OUTB15	7				
SCLK	28	1	Serial data shift clock. Data present on SIN are shifted to the 48-bit common shift register LSB with the SCLK rising edge. Data in the shift register are shifted towards the MSB at each SCLK rising edge. The common shift register MSB appears on SOUT.		
SIN	26	I	Serial data input of the 48-bit common shift register. When SIN is high level, the LSB is set to '1' for only one SCLK input rising edge. If two SCLK rising edges are input while SIN is high, then the 48-bit shift register LSB and LSB+1 are set to '1'. When SIN is low, the LSB is set to '0' at the SCLK input rising edge. Serial data output of the 48-bit common shift register. SOUT is connected to the MSB of the register.		
SOUT	42	0			
VCC	43		Power-supply voltage.		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	PAR	MIN	MAX	UNIT	
V _{CC} ⁽²⁾	Supply voltage	VCC	0.3	6.0	V
I _{OUT}	Output current (dc)	OUTx0 to OUTx15, x = R, G, B		30	mA
V _{IN} ⁽²⁾	Input voltage	SIN, SCLK, LAT, GCLK, IREF	-0.3	V _{CC} +0.3	V
v (2)	0	SOUT	-0.3	V _{CC} +0.3	V
V _{OUT} ⁽²⁾	Output voltage OUTx0 to OUTx15, x = R, G, B		-0.3	11	V
$T_{J(MAX)}$	Operating junction temperate	ıre		150	°C
T _{STG}	Storage temperature range		-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to device ground terminal.

6.2 ESD Ratings

			MIN	MAX	UNIT
v (1)	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (2)	0	4000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _(ESD) ('')	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (3)	0	1000	V

⁽¹⁾ Electrostatic discharge (ESD) measures device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

6.3 Recommended Operating Conditions

At $T_A = -40$ °C to 85°C, unless otherwise noted

			MIN	NOM	MAX	UNIT
DC CHA	RACTERISTICS, VCC = 3 V to 5.5 V					
V _{CC}	Supply voltage		3		5.5	V
Vo	Voltage applied to output	OUTx0 to OUTx15, x = R, G, B			10	V
V _{IH}	High level input voltage	SIN, SCLK, LAT, GCLK	0.7 × VCC		VCC	V
V _{IL}	Low level input voltage	SIN, SCLK, LAT, GCLK	GND		0.3 × VCC	V
I _{OH}	High level output current	SOUT			-2	mA
I _{OL}	Low level output current	SOUT			2	mA
	Constant output sink ourrest	OUTx0 to OUTx15, $x = R$, G , B , $3 \lor 5 \lor CC 5 \lor 3.6 \lor C$			20	A
lolc	Constant output sink current	OUTx0 to OUTx15, $x = R$, G , B , $4 \text{ V} < \text{VCC} \le 5.5 \text{ V}$			25	mA
T _A	Operating free air temperature		-40		85	°C
TJ	Operation junction temperature		-40		125	°C

⁽²⁾ Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽³⁾ Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions (continued)

At $T_A = -40$ °C to 85°C, unless otherwise noted

			MIN	NOM	MAX	UNIT
AC CHARA	CTERISTICS, VCC = 3 V to 5.5 V ⁽¹⁾	1				
F _{CLK(SCLK)}	Data shift clock frequency	SCLK			25	MHz
F _{CLK(GCLK)}	Grayscale control clock frequency	GCLK			33	MHz
t _{WH0}		SCLK	10			
t _{WL0}	Pulse duration G	SCLK	10			
t _{WH1}		GCLK	15			ns
t _{WL1}		GCLK	10			
t _{SU0}		SIN - SCLK↑	2			
t _{SU1}		LAT↑ - SCLK↑	3			
		LAT↓ - SCLK↑	5			ns
t _{SU2}		LAT↓ - SCLK↑, for READSID, READFC1, and READFC2	50			113
t _{SU3}	Setup time	LAT↓ (Vsync command) - GCLK↑	2500			
t _{SU4}		The last LAT↓ for no all '0' data latching to resume normal mode – GCLK↑, PSAVE_ENA bit = '1b'	50			μS
t _{SU5}		The last GCLK↑ - the 1st GCLK↑ of next line	20			ns
t _{H0}		SCLK↑ - SIN	2			
t _{H1}	Hold time	SCLK↑ - LAT↑	2			ns
t _{H2}		SCLK↑ - LAT↓	13			

⁽¹⁾ Specified by design

6.4 Thermal Information

		TLC59581	
	THERMAL METRIC ⁽¹⁾	RTQ	UNIT
		56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	27.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	13.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	5.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	5.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



TEXAS INSTRUMENTS

6.5 Electrical Characteristics

At V_{CC} = 3.0 V to 5.5 V and T_A = -40°C to 85°C, VLED = 5.0 V; Typical values are at V_{CC} = 3.3 V, T_A = 25°C (unless otherwise noted).

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	0.44	High	I _{OH} = -2 mA at SOUT	V _{CC} -0.4		V _{CC}	V
V _{OL}	Output voltage	Low	I _{OL} = 2 mA at SOUT			0.4	V
V_{LOD0}			LODVTH = 00b	0.12	0.2	0.28	
V_{LOD1}	1.50		LODVTH = 01b	0.32	0.4	0.48	.,
V_{LOD2}	LED open detection threshold		LODVTH = 10b	0.52	0.6	0.68	V
V_{LOD3}			LODVTH = 11b	0.72	0.8	0.88	
V _{IREF}	Reference voltage output		$R_{IREF} = 6.2 \text{ k}\Omega$ (1 mA target), BC = 0h, CCR/G/B = 81h	1.19	1.209	1.228	V
I _{IN}	Input current (SIN, SCLK)		$V_{IN} = V_{CC}$ or GND	-1		1	μA
I _{CC0}			$\label{eq:sinsol} \begin{split} & \text{SIN/SCLK/LAT/GSCLK} = \text{GND}, \ \text{GSn} = 0000\text{h}, \ \text{BC} = 0\text{h}, \\ & \text{CCR/G/B} = 100\text{h}, \ \text{PCHG_EN} = 0, \ \text{VOUTn} = \text{V}_{\text{CC}}, \\ & \text{RIREF} = \text{OPEN} \end{split}$		9	11	
I _{CC1}			SIN/SCLK/LAT/GSCK = GND, GSn = 0000h, BC = 4h, CCR/G/B = 140h, VOUTn Floating, PCHG_EN = 0, RIREF = 7.5 k Ω (Io = 10 mA target)		13	3	
I _{CC2}	Supply current (V _{CC})		SIN/SCLK/LAT = GND, GCLK = 33 MHz, T _{SU5} = 200 nS, 8+8 mode, GSn = FFFFh, BC = 4h, CCR/G/B = 140h, VOUTn = 1 V when channel on, VOUTn = V _{CC} when channel off. PCHG_EN = 0		mA		
I _{CC3}			SIN/SCLK/LAT = GND, GCLK = 33 MHz, TSU5 = 200 nS, 8+8 mode, GSn = FFFFh, BC = 7h, CCR/G/B = 1FFh, VOUTn = 1 V when channel on, VOUTn = V _{CC} when channel off. PCHG_EN = 0		28 33		
I _{CC4}			In power save mode and PCHG_EN = 1		1	1.4	
ΔI _{OLC0}	Constant current error (OUTx0-15, x = R/G/B)	Channel-to- channel ⁽¹⁾	All OUTn = on, BC = 0h, CCR/G/B = 81h, VOUTn = VOUTfix = 1 V, RIREF = 6.2 $k\Omega$ (1 mA target), T _A = 25°C, at same color grouped output of OUTR0-15, OUTG0-15 and OUTB0-15	±1%		±3%	
ΔI _{OLC1}	Constant current error (OUTx0-15, x = R/G/B)	Device-to- device (2)	All OUTn = on, BC = 0h, CCR/G/B = 81h, VOUTn = VOUTfix = 1 V, RIREF = 6.2 k Ω (1 mA target), T _A = 25°C, at same color grouped output of OUTR0-15, OUTG0-15 and OUTB0-15	±1%		±2%	
ΔI _{OLC2}	Line regulation ⁽³⁾		V_{CC} = 3.0 to 5.5 V, All OUTn = on, BC = 0h, CCR/G/B = 81h, VOUTn = VOUTfix = 1 V, RIREF = 6.2 k Ω (1 mA target)		±1	±1.5	%/V

(1) The deviation of each output in same color group (OUTR0~15 or OUTG0~15 or OUTB0~15) from the average of same color group constant current. The deviation is calculated by the formula. (X = R or G or B, n = 0~15)

$$\Delta(\%) = \left| \frac{IOUTXn}{\frac{(IOUTX0 + IOUTX1 + ... + IOUTX14 + IOUTX15)}{16}} - 1 \right| \times 100$$

(2) The deviation of the average of constant-current in each color group from the ideal constant-current value. (X = R or G or B):

$$\Delta(\%) = \begin{bmatrix} \frac{\text{(IOUTX0 + IOUTX1 + ... + IOUTX15)}}{16} - \frac{\text{(Ideal Output Current)}}{\text{Ideal Output Current}} \\ \times 100 \end{bmatrix} \times 100$$

Ideal current is calculated by the following equation:

Ideal Output (mA) = Gain $\times \left[\frac{V_{IREF}}{R_{IRFF}(\Omega)} \right] \times CCR$ (or CCG, CCB)/511d, VIREF = 1.209V (Typ),

Refer to Table 1 for the Gain at chosen BC.

(3) Line regulation is calculated by the following equation. (X = R or G or B, n = 0~15):

$$\Delta \text{(\%V)} = \left[\frac{\text{(IOUTXn at VCC = 5.5V)} - \text{(IOUTXn at VCC = 3.0V)}}{\text{(IOUTXn at VCC = 3.0V)}} \right] \times \frac{100}{5.5V - 3V}$$

Electrical Characteristics (continued)

At V_{CC} = 3.0 V to 5.5 V and T_A = -40°C to 85°C, VLED = 5.0 V; Typical values are at V_{CC} = 3.3 V, T_A = 25°C (unless otherwise noted).


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΔI _{OLC3}	Load regulation ⁽⁴⁾		All OUTn = on, BC = 0h, CCR/G/B = 81h, VOUTn = 1 to 3 V, VOUTfix = 1 V, RIREF = $6.2 \text{ k}\Omega$ (1 mA target)		±1	±1.5	%/V
ΔI _{OLC4}	Constant current error (OUTx0-15, x = R/G/B)	Channel-to- channel ⁽¹⁾	All OUTn = on, BC = 7h, CCR/G/B = 1F7h, VOUTn = VOUTfix = 1 V, RIREF = 7.5 k Ω (25 mA target), T _A = 25°C, at same color grouped output of OUTR0-15, OUTG0-15 & OUTB0-15		±1%	±3%	
ΔI _{OLC5}	Constant current error (OUTx0-15, x = R/G/B)	Device-to- device ⁽²⁾	All OUTn = on, BC = 7h, CCR/G/B = 1F7h, VOUTn = VOUTfix = 1 V, RIREF = 7.5 k Ω (25 mA target), T _A = 25°C, at same color grouped output of OUTR0-15, OUTG0-15 and OUTB0-15		±1%	±2%	
ΔI_{OLC6}	Line regulation ⁽³⁾		V_{CC} = 3.0 to 5.5 V, All OUTn = on, BC = 7h, CCR/G/B = 1F7h, VOUTn = VOUTfix = 1 V, RIREF = 7.5 k Ω (25 mA target)		±1	±1.5	%/V
ΔI _{OLC7}	Load regulation ⁽⁴⁾		All OUTn = on, BC = 7h, CCR/G/B = 1F7h, VOUTn = 1 to 3 V, VOUTfix = 1 V, RIREF = $7.5 \text{ k}\Omega$ (25 mA target)		±1	±1.5	%/V
T _{TSD}	Thermal shutdown thres	hold ⁽⁵⁾		160	170	180	°C
T _{HYS}	Thermal shutdown hysterisis				10		°C
V _{ISP(in)}	IREF resistor short prote	ection threshold		0.15	0.195		V
V _{ISP(out)}	IREF resistor short-protection release threshold				0.325	0.4	V
R _{PDWN}	Pull-down resistor		LAT	250	500	750	kΩ
R _{PUP}	Pull-up resistor		GCLK	250	500	750	kΩ
V _{knee} (5)	Knee voltage (OUTX 0~	15), X = R/G/B	All OUTn = on, BC = 4h, CCR/G/B = 137h, RIREF = 7.5 k Ω . (lo = 10 mA target)		0.32	0.35	V

$$\text{(4)} \quad \text{Load regulation is calculated by the following equation. (X = R \text{ or G or B}, \text{ n} = 0 \sim 15):} \\ \Delta \left(\%V\right) = \left[\frac{(\text{IOUTXn at VOUTXn} = 3V) - \left(\text{IOUTXn at VOUTXn} = 1V\right)}{\left(\text{IOUTXn at VOUTXn} = 1V\right)}\right] \times \frac{100}{3V - 1V}$$

(5) Specified by design.

6.6 Typical Characteristics


 $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$, unless otherwise noted.






Typical Characteristics (continued)

 $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$, unless otherwise noted.



7 Parameter Measurement Information

7.1 Pin Equivalent Input and Output Schematic Diagrams




12



Pin Equivalent Input and Output Schematic Diagrams (continued)

7.1.1 Test Circuits

- (1) CL includes measurement probe and jig capacitance.
- (2) X = R or G or B, n = 0~15
- (1) CL includes measurement probe and jig capacitance.






Figure 16. Rise and Fall Time Test Circuit for OUTXn

Figure 17. Rise and Fall Time Test Circuit for SOUT





Figure 18. Constant Current Test Circuit for OUTXn


TEXAS INSTRUMENTS


7.2 Timing Diagrams

 $\mathbf{t}_{\mathrm{WH0}}, \mathbf{t}_{\mathrm{WL0}}, \mathbf{t}_{\mathrm{WH1}}, \mathbf{t}_{\mathrm{WL1}}, \mathbf{t}_{\mathrm{WH2}}$



 $t_{\rm SU0}, t_{\rm SU1}, t_{\rm SU2}, t_{\rm SU3}, t_{\rm SU4}, t_{\rm H0}, t_{\rm H1}, t_{\rm H2}$





- (1) Input pulse rise and fall time is 1~3ns
- (2) $8 + 8 \mod (SEL_PWM = 0)$

Figure 19. Timing Diagrams



8 Detailed Description

8.1 Overview

www.ti.com.cn

The TLC59581 device is a 48-channel constant-current sink driver for multiplexing system with 1 to 32 duty ratio. Each channel has an individually-adjustable, 65536-step, pulse width modulation (PWM) grayscale (GS).

48-kbit display memory is implemented to increase the visual refresh rate and to decrease the GS data writing frequency.


The TLC59581 device's support output current ranges from 1 mA to 25 mA; channel-to-channel accuracy is 3% max, and device-to-device accuracy is 2% max in all current range. The device also implements Low Gray Scale Enhancement (LGSE) technology to improve the display quality at low grayscale condition. These features make the TLC59581 device more suitable for high-density multiplexing application.

The output channels are divided into three groups. Each group has a 512-step color brightness control (CC). CC adjusts brightness control between colors. The maximum current value of all 48 channels can be set by 8-step global brightness control (BC). BC adjusts brightness deviation between LED drivers. GS, CC and BC data are accessible through a serial interface port.

The TLC59581 device has one error flag: the LED open detection (LOD), which can be read through a serial interface port. The TLC59581 device has an enhanced circuit to resolve this caterpillar issue caused by an open LED. Thermal shut down (TSD) and I_{REF} resistor short protection (ISP) ensure a higher system reliability. The TLC59581 device also has a power-save mode that sets the total current consumption to 0.8 mA (typical) when all outputs are off.



8.2 Functional Block Diagram



8.3 Device Functional Modes

After power on, all OUTXn of the TLC59581 device are turned off. All the internal counters and function control registers (FC1/FC2) are initialized. The following list is a brief summary of the sequence to operate the TLC59581 driver that gives users a general idea of how the device works. The function block related to each step is detailed in subsequent sections.

- 1. According to required LED current, choose BC & CC code, select the current-programming resistor RIREF.
- 2. Send WRTFC command to set FC1/2 register value if the default value need be changed.
- 3. Write GS data of all lines (max 32 lines) into one of the two memory BANKs.
- 4. Send Vsync command, the BANK with the GS data written just now will be displayed.
- 5. Input GCLK continuously, 257GCLK (or 129GCLK) as a segment. Between the interval of two segments, supply voltage should be switched from one line to next line accordingly.
- 6. During the same period of step 5, GS data for next frame should be written into another BANK.
- 7. When the time of one frame ends, Vsync command should be input to swap the purpose of the two BANKs.

Repeat step 5 through 7.

8.3.1 Brightness Control (BC) Function

The TLC59581 device is able to adjust the output current of all constant-current outputs simultaneously. This function is called global brightness control (BC). The global BC for all outputs is programmed with a 3-bit word, thus all output currents can be adjusted in 8 steps from 12.9% to 100% for a given current-programming resistor, R_{IRFF} (See Table 2).

BC data can be set through the serial interface. When the BC data changes, the output current also changes immediately. When the device is powered on, the BC data in the function control (FC) register FC1 is set to 4h as the initial value.

8.3.2 Color Brightness Control (CC) Function

The TLC59581 device is able to adjust the output current of each of the three color groups OUTR0-OUTR15, OUTG0-OUTG15, and OUTB0-OUTB15 separately. This function is called color brightness control (CC). For each color, it has 9-bit data latch CCR, CCG, or CCB in FC1 register. Thus, all color group output currents can be adjusted in 512 steps from 0% to 100% of the maximum output current, I_{OLCMax}. (See the next section for more detail about I_{OLCMax}). The CC data are entered through the serial interface. When the CC data change, the output current also changes immediately.

When the IC is powered on, the CC data are set to '100h'. Equation 1 calculates the actual output current.

 $lout(mA) = I_{OLCMax}(mA) \times (CCR/511d \text{ or CCG/511d or CCB/511d})$

where

- I_{OLCMax} = the maximum channel current for each channel, determined by BC data and R_{IREF} (see Equation 2)
- CCR/G/B = the color brightness control value for each color group in the FC1 register (000h to 1FFh)

Table 1 shows the CC data versus the constant-current against I_{OLCMax}:

TEXAS INSTRUMENTS

(2)

Device Functional Modes (continued)

Table 1. CC Data vs Current Ratio and Set Current Value

CC DA	TA (CCR or CCG or C	CCB)	RATIO OF OUTPUT CURRENT TO I _{OLCMax} (%, typical)	OUTPUT CURRENT (mA, R _{IREF} = 7.41 kΩ)		
BINARY	DECIMAL	HEX		BC = 7 h (I _{OLCMax} = 25 mA)	BC = 0 h (I _{OLCMax} = 3.2 mA)	
0 0000 0000	0	00	0	0	0	
0 0000 0001	1	01	0.2	0.05	0.006	
0 0000 0010	2	02	0.4	0.10	0.013	
	-					
1 0000 0000 (Default)	256 (Default)	100 (Default)	50.1	12.52	1.621	
1 1111 1101	509	1FD	99.6	24.90	3.222	
1 1111 1110	510	1FE	99.8	24.95	3.229	
1 1111 1111	511	1FF	100.0	25	3.235	

8.3.3 Select R_{IREF} For a Given BC

The maximum output current per channel, I_{OLCMax} , is determined by resistor R_{IREF} , placed between the IREF and IREFGND pins, and the BC code in FC1 register. The voltage on IREF is typically 1.209 V. R_{IREF} can be calculated by Equation 2.

 $R_{IREF}(k\Omega) = V_{IREF}(V) / I_{OLCMax}(mA) \times Gain$

where

- V_{IREF} = the internal reference voltage on IREF (1.209 V, typical)
- I_{OLCMax} = the largest current for each output at CCR/G/B = 1FFh.
- Gain = the current gain at a selected BC code (See Table 2)

Table 2. Current Gain Versus BC Code

BC D	ATA		RATIO OF			
BINARY	HEX	GAIN	GAIN / GAIN_MAX (AT MAX BC)			
000 (recommend)	0 (recommend)	20.4	12.9%			
001	1	40.3	25.6%			
010	2	59.7	52.4%			
011	3	82.4	12.9%			
100 (default)	4 (default)	101.8	64.7%			
101	5	115.4	73.3%			
110	6	144.3	91.7%			
111	7	157.4	100%			
NOTE: Recommend using a smaller BC code for better performance. For noise immunity purposes, suggest R_{IREF} < 60 k Ω						

8.3.4 Choosing BC/CC For a Different Application

BC is mainly used for global brightness adjustment between day and night. Suggested BC is 4h, which is in the middle of the range, allowing flexible changes in brightness up and down.

CC can be used to fine tune the brightness in 512 steps, this is suitable for white balance adjustment between RGB color group. To get a pure white color, the general requirement for the luminous intensity ratio of R, G, B LED is 3:6:1. Depending on the characteristics of the LED (Electro-Optical conversion efficiency), the current ratio of R, G, B LED will be much different from this ratio. Usually, the Red LED needs the largest current. Choose 511d (the max value) CC code for the color group that needs the largest initial current, then choose proper CC code for the other two color groups according to the current ratio requirement of the LED used.



8.3.4.1 Example 1: Red LED Current is 20 mA, Green LED Needs 12 mA, Blue LED needs 8 mA

- 1. Red LED needs the largest current; choose 511d for CCR
- 2. 511 x 12 mA / 20 mA = 306.6; choose 307d for CCG. With same method, choose 204d for CCB.
- 3. According to the required red LED current, choose 7h for BC.
- 4. According to Equation 2, $R_{IREF} = 1.209 \text{ V}/20 \text{ mA} \times 157.4 = 9.5 \text{ k}\Omega$

In this example, choose 7h for BC instead of using the default 4h. This is because the Red LED current is 20 mA, approaching the upper limit of current range. To prevent the constant output current from exceeding the upper limit in case a larger BC code is input accidently, choose the maximum BC code here.

8.3.4.2 Example 2: Red LED Current is 5 mA, Green LED Needs 2 mA, Blue LED Needs 1 mA.

- 1. Red LED needs the largest current; choose 511d for CCR.
- 2. 511 x 2 mA / 5 mA = 204.4; choose 204d for CCG. With same method, choose 102d for CCB.
- 3. According to the required blue LED current, choose 0h for BC.
- 4. According to Equation 2, $R_{IREF} = 1.209 \text{ V} / 5 \text{ mA x } 20.4 = 4.93 \text{ k}\Omega$

In this example, choose 0h for BC, instead of using the default 4h. This is because the Blue LED current is 1 mA, is approaching the lower limit of current range. To prevent the constant output current from exceeding the lower limit in case a lower BC code is input accidently, choose the minimum BC code here. In general, if LED current is in the middle of the range (i.e, 10 mA), use the default 4h as BC code.

8.3.5 LED Open Detection (LOD)

The LOD function detects faults caused by an open circuit in any LED string; or, a short from OUTXn to ground with low impedance. It does this by comparing the OUTXn voltage to the LOD detection threshold voltage level set by LODVLT in the FC1 register. If the OUTXn voltage is lower than the programmed voltage, the corresponding output LOD bit is set to '1' to indicate an open LED. Otherwise, the output of that LOD bit is '0'. LOD data output by the detection circuit are valid only during the 'on' period of that OUTXn output channel. The LOD data are always '0' for outputs that are turned off.

8.3.6 Internal Circuit for Caterpillar Removal

Caterpillar effect is a common issue for the LED panel. It is usually caused by LED lamp open, LED lamp leakage or LED lamp short. The TLC59581 device implements an internal circuit that can eliminate the caterpillar issue caused by LED open. The caterpillar removal function is enabled by setting LOD MMC EN (bit4 of FC1 register) to '1'. When powered on, the default value of this bit is '0'. When this function is enabled, the IC automatically detects the open LED lamp, and the lamp does not turn on until IC reset.

8.3.7 Power Save Mode (PSM)

The power-save mode (PSM) is enabled by setting PSAVE ENA (bit5 of FC2 register) to '1'. At power on, this bit default is '0'.

When this function is enabled, if the GS data received for the next frame is all '0', the IC enters power-save mode immediately.

When the IC is in power-save mode, it resumes normal mode when it detects non-zero GS data input. In powersave mode all analog circuits such as constant current output and the LOD circuit are not operational; the device total current consumption, I_{CC}, is below 1 mA.

8.3.8 Internal Pre-Charge FET

The internal pre-charge FET can prevent ghosting of multiplexed LED modules. One cause of this phenomenon is the charging current for parasitic capacitance of the OUTXn through the LED when the supply voltage switches from one common line to the next common line.

To prevent this unwanted charging current, the TLC59581 device uses an internal FET to pull OUTXn up to VCC -1.4 V during the common line switching period. As a result, no charging current flows through LED and ghosting is eliminated.

ZHCSEA1 – OCTOBER 2015 www.ti.com.cn

TEXAS INSTRUMENTS

8.3.9 Thermal Shutdown (TSD)

The thermal shutdown (TSD) function turns off all IC constant-current outputs when the junction temperature (T_J) exceeds 170°C (typical). It resumes normal operation when T_J falls below 160°C (typical).

8.3.10 IREF Resistor Short Protection (ISP)

The IREF resistor short protection (ISP) function prevents unwanted large currents from flowing though the constant-current output when the IREF resistor is shorted accidently. The TLC59581 device turns off all output channels when the IREF pin voltage is lower than 0.19 V (typical). When the IREF pin voltage goes higher than 0.325 V (typical), the TLC59581 device resumes normal operation.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

See application note: Build High Density, High Refresh Rate, Multiplexing LED Panel with TLC59581, SLVA744 available on ti.com

10 Power Supply Recommendations

Decouple the V_{CC} power supply voltage by placing a 0.1- μ F ceramic capacitor close to VCC pin and GND plane. Depending on panel size, several electrolytic capacitors must be placed on the board equally distributed to get a well regulated LED supply voltage (VLED). VLED voltage ripple must be less than 5% of its nominal value. Furthermore, set the VLED voltage as calculated by equation:

VLED > Vf + 0.4 V (10 mA constant current example)

where

Vf = maximum forward voltage of LED

(3)

11 Layout


11.1 Layout Guidelines

- 1. Place the decoupling capacitor near the VCC pin and GND plane.
- 2. Place the current programming resistor R_{IREF} close to IREF pin and IREFGND pin.
- 3. Route the GND pattern as widely as possible for large GND currents. Maximum GND current is approximately 1.2 A.
- 4. Routing between the LED cathode side and the device OUTXn pin should be as short and straight as possible to reduce wire inductance.
- 5. The PowerPAD™ must be connected to GND plane because the pad is used as power ground pin internally, there will be large current flow through this pad when all channels turn on. Furthermore, this pad should be connected to a heat sink layer by thermal via to reduce device temperature. One suggested thermal via pattern is shown as below. For more information about suggested thermal via pattern and via size, see *PowerPAD Thermally Enhanced Package*, SLMA002G.
- 6. MOSFETS must be placed in the in the middle of the board, which should be laid out as symmetrically as possible.

ZHCSEA1 – OCTOBER 2015 www.ti.com.cn

TEXAS INSTRUMENTS

11.2 Layout Example



12 器件和文档支持

12.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 相关链接

- 1. 应用报告《PowerPAD 耐热增强型封装》, SLMA002G
- 2. 应用报告《半导体和 IC 封装热指标》, SPRA953
- 3. 应用报告《使用 TLC59581 构建高密度、高刷新率多路复用 LED 面板》, SLVA744

12.3 商标

PowerPAD, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

31-Oct-2025 www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TLC59581RTQR	Active	Production	QFN (RTQ) 56	2000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	TLC59581AB
TLC59581RTQR.A	Active	Production	QFN (RTQ) 56	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC59581AB
TLC59581RTQT	Active	Production	QFN (RTQ) 56	250 SMALL T&R	Yes	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	TLC59581AB
TLC59581RTQT.A	Active	Production	QFN (RTQ) 56	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC59581AB

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

8 x 8, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224653/A





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. it is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月