













ZHCSIJ9A-MAY 2009-REVISED JULY 2018

**TLC5952** 

## 具有全局亮度控制和 LED 开路/短路检测的 24 通道恒定电流 LED 驱动器

#### 特性

- 具有开关控制的 24 通道恒定灌电流输出
- 电流能力:
  - 16 个通道为 35mA
  - 8 个通道为 26.2mA
- 每个颜色组的全局亮度控制 (BC): 7位(128步 长),三组
- LED 电源电压高达 15V
- V<sub>CC</sub>=3V 至 5.5V
- 恒定电流精度:
  - 通道至通道 = ±1%
  - 器件到器件 = ±3%
- CMOS 逻辑电平 I/O
- 数据传输速率: 35MHz
- BLANK 脉冲持续时间: 15ns
- 开路负载、短路负载和过热检测
- 带有自动重启的热关断 (TSD)
- 可防止输入浪涌电流的延迟开关
- 工作温度: -40°C 至 85°C
- 封装: HTSSOP-32、QFN-32

#### 2 应用

- 全色 LED 显示
- LED 信号板

#### 说明 3

TLC5952 器件是一款 24 通道恒定灌电流驱动器。每 个通道都可以通过内部寄存器数据进行开关。输出通道 被分成三组,每组8个通道。每个通道组都具有128 步长全局亮度控制 (BC) 功能。该器件支持通过串行接 口写入开关和 BC 数据。它使用单个外部电阻器设置所 有 24 个通道的最大电流值。


TLC5952 器件具有三个错误检测电路: LED 开路检测 (LOD)、LED 短路检测 (LSD) 和热错误标志 (TEF)。 错误检测通过串行接口读取。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TLC5952	HTSSOP (32)	11.00mm × 6.20mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附

#### 典型应用电路(多个菊链式 TLC5952)





_	
	<b>—</b> .
	77.
	1

1	特性1	Diagrams	15
2	应用 1	7.2 Test Circuits	15
3	 说明	8 Detailed Description	16
4	修订历史记录	8.1 Overview	16
5	Pin Configuration and Functions	8.2 Functional Block Diagram	16
6	Specifications	8.3 Feature Description	17
Ū	6.1 Absolute Maximum Ratings	8.4 Device Functional Modes	19
	6.2 ESD Ratings	9 Power Supply Recommendations	25
	6.3 Recommended Operating Conditions	10 器件和文档支持	26
	6.4 Thermal Information	10.1 接收文档更新通知	26
	6.5 Electrical Characteristics 6	10.2 社区资源	26
	6.6 Switching Characteristics	10.3 商标	26
	6.7 Typical Characteristics	10.4 静电放电警告	26
7	Parameter Measurement Information	10.5 术语表	26
•	7.1 Pin Equivalent Input and Output Schematic	11 机械、封装和可订购信息	26

## 4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

CI	hanges from Original (May 2009) to Revision A	Page
•	将"脉宽"更改为"脉冲持续时间"	1
•	添加了器件信息 表	1
•	Deleted pinout diagram for the RHB package	3
•	Deleted the RHB column and corresponding table note from the Pin Functions table	3
•	Changed "free-air" in the Absolute Maximum Ratings condition statement to "junction"	4
•	Deleted ESD ratings from the Absolute Maximum Ratings table	4
•	Deleted the Dissipation Ratings section	4
•	Added the ESD Ratings section	4
•	Changed T <sub>WH0</sub> to t <sub>WH0</sub> in the Recommended Operating Conditions table	5
•	Added the Thermal Information table to the data sheet	5
•	Changed Condition statement of Electrical Characteristics table from $T_A = -40$ °C to 85°C to $T_J = -40$ °C to 150°C	6
•	Changed the Electrical Characteristics table to combine multiple symbols for the Supply current and Constant-output current parameters	6
•	Changed MAX value of V <sub>IREEF</sub> in <i>Electrical Characteristics</i> from 1.23 V to 1.25 V	7
•	Changed T <sub>xx</sub> to t <sub>xx</sub> at multiple locations in Figure 1	8
•	Changed T <sub>xx</sub> to t <sub>xx</sub> at multiple locations in Figure 3	10
•	Changed Figure 6	11
•	Added the Overview section	16
•	Added the Device Functional Modes section	19
•	添加了器件和文档支持 以及机械、封装和可订购信息 部分	26



## 5 Pin Configuration and Functions

#### DAP PowerPAD™ Package 32-Pin HTSSOP With Exposed Thermal Pad Top View



#### **Pin Functions**

PI	IN	1/0	DECODINE		
NAME NO.		I/O	DESCRIPTION		
BLANK	29	I	All outputs are blank. When BLANK is high, all constant-current outputs (OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7) are forced off. When BLANK is low, all constant current outputs are controlled by the on-off control data in the data latch.		
GND	1	_	Power ground		
IREF	32	I/O	Reference current terminal. The maximum current for the outputs OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7 is set with a resistor from IREF to GND.		
LAT	4	1	Edge-triggered latch. The rising edge of LAT latches the data from the common shift register into the output on-off data latch. See the <i>Output On-Off Data Latch</i> section for more details.		
OUTB0-OUT B7	7, 10, 13, 16, 19, 22, 25, 28	0	Constant-current outputs for the BLUE LED group.  Multiple outputs can be configured in parallel to increase the constant-current capability.  Different voltages can be applied to each output. These outputs are turned on or off by the BLANK signal and the data in the output on-off control data latch.		
OUTG0-OUT G7	6, 9, 12, 15, 18, 21, 24, 27	0	Constant-current outputs for the GREEN LED group.  Multiple outputs can be configured in parallel to increase the constant-current capability.  Different voltages can be applied to each output. These outputs are turned on or off by the BLANK signal and the data in the output on-off control data latch.		
OUTR0-OUT R7	5, 8, 11, 14, 17, 20, 23, 26	0	Constant-current outputs for the RED LED group.  Multiple outputs can be configured in parallel to increase the constant-current capability.  Different voltages can be applied to each output. These outputs are turned on or off by the BLANK signal and the data in the output on-off control data latch.		
SCLK	3	I	Serial data shift clock. Data present on SIN are shifted to the LSB of the common shift register with the rising edge of SCLK. Data in the shift register are shifted toward the MSB at each rising edge of SCLK. The MSB data of the common shift register appear on SOUT.		
SIN	2	1	Serial data input for the 25-bit common shift register		
SOUT	30	0	Serial data output. The MSB of the 25-bit common shift register is shifted out at the rising edge of SCLK.		
V <sub>CC</sub>	31	_	Power-supply voltage		



## 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup> (2)

Over operating junction temperature range, unless otherwise noted.

		PARAMETER	MIN	MAX	UNIT
$V_{CC}$	Supply voltage	V <sub>CC</sub>	-0.3	6	V
	Output ourroat (do)	OUTR0-OUTR7, OUTG0-OUTG7		45	A
IOUT	Output current (dc)	OUTB0-OUTB7		35	mA
$V_{IN}$	Input voltage range	SIN, SCLK, LAT, BLANK, IREF	-0.3	V <sub>CC</sub> + 0.3	V
\/	Output voltage range	SOUT	-0.3	$V_{CC} + 0.3$	V
V <sub>OUT</sub>		OUTR0-OUTR7, OUTG0-OUTG7, OUTB0-OUTB7	-0.3	16	V
T <sub>J(ma</sub>	Operation junction ten	nperature		150	°C
T <sub>stg</sub>	Storage temperature r	ange	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(2)</sup> JEDEC document JÉP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.



## 6.3 Recommended Operating Conditions

At  $T_{\Delta} = -40$ °C to 85°C, unless otherwise noted

	PARA	METER	MIN	NOM MAX	UNIT
DC CHARAC	CTERISTICS: V <sub>CC</sub> = 3 V to 5.5 V				
V <sub>CC</sub>	Supply voltage		3	5.5	V
Vo	Voltage applied to output	OUTR0-OUTR7, OUTG0-OUTG7, OUTB0-OUTB7		15	V
V <sub>IH</sub>	High-level input voltage	SIN, SCLK, LAT, BLANK	0.7 × V <sub>CC</sub>	V <sub>cc</sub>	V
V <sub>IL</sub>	Low-level input voltage	SIN, SCLK, LAT, BLANK	GND	$0.3 \times V_{CC}$	V
I <sub>OH</sub>	High-level output current	SOUT		-1	mA
I <sub>OL</sub>	Low-level output current	SOUT		1	mA
	0	OUTR0-OUTR7, OUTG0-OUTG7		35	^
I <sub>OLC</sub>	Constant-output sink current	OUTB0-OUTB7		26.2	mA
T <sub>A</sub>	Operating ambient temperature		-40	85	°C
TJ	Operating junction temperature		-40	125	°C
AC CHARAG	CTERISTICS, V <sub>CC</sub> = 3 V to 5.5 V		<u> </u>	<u>,                                    </u>	
f <sub>CLK</sub> (SCLK)	Data shift clock frequency	SCLK		35	MHz
t <sub>WH0</sub>		SCLK	10		ns
t <sub>WL0</sub>		SCLK	10		ns
t <sub>WH1</sub>	Pulse duration	LAT	15		ns
t <sub>WH2</sub>		BLANK	15		ns
$t_{WL2}$		BLANK	15		ns
t <sub>SU0</sub>	0.4.4	SIN – SCLK↑	4		ns
t <sub>SU1</sub>	Setup time	LAT↑ – SCLK↑	150		ns
t <sub>H0</sub>		SIN – SCLK↑	3		ns
t <sub>H1</sub>	Hold time	LAT↑ – SCLK↑	10		ns

## 6.4 Thermal Information

		TLC5952	
	THERMAL METRIC <sup>(1)</sup>	DAP (TSSOP)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	28.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	20.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



## 6.5 Electrical Characteristics

At  $T_J = -40^{\circ}\text{C}$  to 150°C,  $V_{CC} = 3$  V to 5.5 V, and  $V_{LED} = 5$  V, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}\text{C}$  and  $V_{CC} = 3.3$  V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA at SOUT	V <sub>CC</sub> - 0.4		V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1 mA at SOUT			0.4	V
I <sub>IN</sub>	Input current	V <sub>I</sub> = V <sub>CC</sub> or GND at SIN, SCLK, LAT, and BLANK	-1		1	μΑ
		SIN, SCLK, LAT = low, BLANK = high, $V_{OUTRn, -Gn, -Bn} = 1 \text{ V, BCR, -G, -B} = 7\text{Fh,} \\ R_{IREF} = 24 \text{ k}\Omega \left(I_{OUTRn/Gn} = 2 \text{ mA target, } I_{OUTBn} = 1.5 \text{ mA target} \right)$		1	3	
I <sub>cc</sub>	Supply current	SIN, SCLK, LAT = low, BLANK = high, $V_{OUTRn, -Gn, -Bn} = 1 \text{ V, BCR, -G, -B} = 7\text{Fh,} \\ R_{IREF} = 2.4 \text{ k}\Omega \left(I_{OUTRn/Gn} = 20 \text{ mA target, } I_{OUTBn} = 15 \text{ mA target}\right)$		8	14	mA
'CC	Зарріу сипені	SIN, SCLK, LAT = low, BLANK = low, all OUTRn, -Gn, -Bn = on, $V_{OUTRn, -Gn, -Bn} = 1 \text{ V}$ , BCR, -G, -B = 7Fh, $R_{IREF} = 2.4 \text{ k}\Omega \left(I_{OUTRn/Gn} = 20 \text{ mA target}, I_{OUTBn} = 15 \text{ mA target}\right)$		12	30	IIIA
		SIN, SCLK, LAT = low, BLANK = low, all OUTRn, -Gn, -Bn = on, $V_{OUTRn, -Gn, -Bn} = 1 \text{ V}$ , BCR, -G, -B = 7Fh, $R_{IREF} = 1.5 \text{ k}\Omega$ ( $I_{OUTRn/Gn} = 32 \text{ mA target}$ , $I_{OUTBn} = 24 \text{ mA target}$ )		20	50	
		At OUTR0–OUTR7 and OUTG0–OUTG7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = 7Fh, $V_{OUTRn, -Gn, -Bn} = V_{OUTfix} = 1 \text{ V},$ $R_{IREF} = 1.5 \text{ k}\Omega \left(I_{OUTRn/Gn} = 32 \text{ mA target}\right)$	29	32	35	mA
l <sub>OLC</sub>	Constant-output current	At OUTB0-OUTB7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = 7Fh, $V_{OUTRn, -Gn, -Bn} = V_{OUTfix} = 1 \text{ V},$ $R_{IREF} = 1.5 \text{ k}\Omega \left(I_{OUTBn} = 24 \text{ mA target}\right)$	21.8	24	26.2	IIIA
I <sub>OLKG</sub>	Leakage output current	At OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7, BLANK = high, $V_{OUTRn, -Gn, -Bn} = V_{OUTfix} = 15 \text{ V}$ , $R_{IREF} = 1.5 \text{ k}\Omega$			0.1	μΑ
Δl <sub>OLC</sub>	Constant-current error <sup>(1)</sup> (channel-to-channel in same color group)	At OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = 7Fh, $V_{OUTRn, -Gn, -Bn} = V_{OUTfix} = 1 \ V, \\ R_{IREF} = 1.5 \ k\Omega \ (I_{OUTRn/Gn} = 32 \ \text{mA target}, I_{OUTBn} = 24 \ \text{mA target}), \\ \text{at same color group output}$		±1%	±3%	
$\Delta I_{OLC1}$	Constant current error <sup>(2)</sup> (device to device in same color group)	At OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = 7Fh, $V_{OUTRn, -Gn, -Bn} = V_{OUTfix} = 1 \ V, \\ R_{IREF} = 1.5 \ k\Omega \ (I_{OUTRn/Gn} = 32 \ \text{mA target}, I_{OUTBn} = 24 \ \text{mA target}), \\ \text{at same color group output}$		±3%	±6%	

(1) The deviation of each output in the same color group from the average of the same color group (OUTR0–OUTR7, OUTG0–OUTG7, or OUTB0–OUTB7) constant current. The deviation is calculated by the formula (X = R, G, or B; n = 0–7):

$$\Delta \text{ (\%)} = \left[ \frac{I_{\text{OUTXn}}}{\frac{(I_{\text{OUTX0}} + I_{\text{OUTX1}} + \dots + I_{\text{OUTX6}} + I_{\text{OUTX7}})}{8}} - 1 \right] \times 100$$

(2) The deviation of the constant-current average of each color group from the ideal constant-current value. The deviation is calculated by the formula (X = R, G, or B):

$$\Delta \text{ (\%)} = \left[ \frac{(I_{\text{OUTX0}} + I_{\text{OUTX1}} + \dots + I_{\text{OUTX7}})}{8} - \text{(Ideal Output Current)} \right] \times 100$$
Ideal Output Current

Ideal current is calculated by the following equation for OUTR0-OUTR7 and OUTG0-OUTG7 (X = R, G, or B):

$$I_{OUTRn/Gn(IDEAL, mA)} = 40 \times \left[ \frac{1.20}{R_{IREF}(\Omega)} \right]$$

Ideal current is calculated by the following equation for OUTR0-OUTR7 and OUTG0-OUTG7 (X = R, G, or B):

$$I_{OUTBn(IDEAL, mA)} = 30 \times \left[ \frac{1.20}{R_{IREF}(\Omega)} \right]$$



## **Electrical Characteristics (continued)**

At  $T_J = -40$ °C to 150°C,  $V_{CC} = 3$  V to 5.5 V, and  $V_{LED} = 5$  V, unless otherwise noted. Typical values are at  $T_A = 25$ °C and  $V_{CC} = 3$  V to 5.5 V, and  $V_{CC} = 3$  V to 5.5 V,

= 3.3 v									
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
$\Delta I_{OLC2}$	Line regulation <sup>(3)</sup>	At OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = 7Fh, $V_{OUTRn, -Gn, -Bn} = V_{OUTfix} = 1 \text{ V}, R_{IREF} = 1.5 \text{ k}\Omega$		±0.5%	±1%				
$\Delta I_{OLC3}$	Load regulation (4)	At OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = 7Fh, $V_{OUTRn, -Gn, -Bn} = 1 \ V \ to \ 3 \ V, \ V_{OUTfix} = 1 \ V, \ R_{IREF} = 1.5 \ k\Omega$		±1	±3	%/V			
T <sub>TEF</sub>	Thermal error flag threshold	Junction temperature (5)	150	165	180	°C			
T <sub>HYS</sub>	Thermal error flag hysteresis	Junction temperature (5)	5	10	20	°C			
$V_{LOD0}$		All OUTRn, -Gn, -Bn = on, detection voltage select code = 0h	0.25	0.3	0.35	V			
$V_{LOD1}$	LED open detection	All OUTRn, -Gn, -Bn = on, detection voltage select code = 1h	0.5	0.6	0.7	V			
$V_{LOD2}$	threshold	All OUTRn, -Gn, -Bn = on, detection voltage select code = 2h	0.8	0.9	1	V			
$V_{LOD3}$		All OUTRn, -Gn, -Bn = on, detection voltage select code = 3h	1.1	1.2	1.3	V			
V <sub>LSD0</sub>		All OUTRn, -Gn, -Bn = on, detection voltage select code = 4h	0.55 × V <sub>CC</sub>	0.6 × V <sub>CC</sub>	0.65 × V <sub>CC</sub>	V			
V <sub>LSD1</sub>	LED short detection	All OUTRn, -Gn, -Bn = on, detection voltage select code = 5h	0.65 × V <sub>CC</sub>	0.7 × V <sub>CC</sub>	0.75 × V <sub>CC</sub>	V			
V <sub>LSD2</sub>	threshold	All OUTRn, -Gn, -Bn = on, detection voltage select code = 6h	0.75 × V <sub>CC</sub>	0.8 × V <sub>CC</sub>	0.85 × V <sub>CC</sub>	V			
$V_{LSD3}$		All OUTRn, -Gn, -Bn = on, detection voltage select code = 7h	0.85 × V <sub>CC</sub>	0.9 × V <sub>CC</sub>	0.95 × V <sub>CC</sub>	V			
V <sub>IREF</sub>	Reference voltage output	$R_{IREF} = 1.5 \text{ k}\Omega$	1.17	1.2	1.25	V			

(3) Line regulation is calculated by the following equation (X = R, G, or B; n = 0-7): 
$$\Delta \ (\%/V) = \left( \frac{(I_{OUTXn} \text{ at } V_{CC} = 5.5 \text{ V}) - (I_{OUTXn} \text{ at } V_{CC} = 3.0 \text{ V})}{(I_{OUTXn} \text{ at } V_{CC} = 3.0 \text{ V})} \right) \times \frac{100}{5.5 \text{ V} - 3 \text{ V}}$$

(4) Load regulation is calculated by the following equation (X = R, G, or B; n = 0-7):
$$\Delta \, (\%/V) = \left( \frac{(I_{OUTXn} \, at \, V_{OUTXn} = 3 \, V) - (I_{OUTXn} \, at \, V_{OUTXn} = 1 \, V)}{(I_{OUTXn} \, at \, V_{OUTXn} = 1 \, V)} \right) \times \frac{100}{3 \, V - 1 \, V}$$

(5) Not tested; specified by design.



## 6.6 Switching Characteristics

At  $T_A = -40^{\circ}C$  to 85°C,  $V_{CC} = 3$  V to 5.5 V,  $C_L = 15$  pF,  $R_L = 120$   $\Omega$ ,  $R_{IREF} = 1.5$  k $\Omega$ , and  $V_{LED} = 5$  V, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}C$  and  $V_{CC} = 3.3$  V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>R0</sub>	Diag time	SOUT		6	15	ns
t <sub>R1</sub>	Rise time	OUTR0-OUTR7, OUTG0-OUTG7, OUTB0-OUTB7, BCR, -G, -B = 7Fh		10	30	ns
t <sub>F0</sub>	Fall time	SOUT		6	15	ns
t <sub>F1</sub>	raii time	OUTR0-OUTR7, OUTG0-OUTG7, OUTB0-OUTB7, BCR, -G, -B = 7Fh		10	30	ns
t <sub>D0</sub>		SCLK↑ to SOUT		8	20	ns
t <sub>D1</sub>		LAT↑ to OUTR0 on-off, BCR, -G, -B = 7Fh		22	45	ns
t <sub>D2</sub>		BLANK↓↑ to OUTR0 on-off, BCR, -G, -B = 7Fh		15	30	ns
t <sub>D3</sub>	Propagation delay time <sup>(1)</sup>	OUTRn on to OUTGn on, OUTGn on to OUTBn on, OUTBn on to OUTRn + 1 on, BCR, -G, -B = 7Fh		3	6	ns
t <sub>D4</sub>		OUTRn off to OUTGn off, OUTGn off to OUTBn off, OUTBn off to OUTRn + 1 off, BCR, -G, -B = 7Fh		3	6	ns
t <sub>D5</sub>		LAT↑ to I <sub>OUTn</sub> changing by global brightness control (BC data are 0Ch–72h or 72h–0Ch)		20	50	ns
t <sub>ON_ERR</sub>	Output on-time error <sup>(2)</sup>	On-off latched data = 1, BCR, -G, -B = 7Fh, 20 ns BLANK low level one-shot pulse input	-11		5	ns

- (1) Propagation delay,  $t_{D3}$  (OUTRn on to OUTGn on, OUTGn on to OUTBn on to OUTRn + 1 on) is calculated by the formula:  $t_{D3}$  (ns) = (the propagation delay between OUTR0 to OUTB7 = on) / 23  $t_{D4}$  (OUTRn to OUTGn = off, OUTGn to OUTBn to OUTRn + 1 = off) is calculated by the formula:
- $t_{D4}$  (ns) = (the propagation delay between OUTR0 to OUTB7 = off) / 23 Output on-time error is calculated by the formula:  $t_{ON\_ERR}$  (ns) =  $t_{OUT\_ON}$  BLANK low-level pulse duration.  $t_{OUT\_ON}$  is the actual on-time of the constant current output.





Figure 1. Input Timing





Input pulse rise and fall time is 1 ns to 3 ns.

Figure 2. Output Timing







Figure 3. Timing Diagram




## 6.7 Typical Characteristics





#### Typical Characteristics (continued)







Figure 10. Output Current vs Output Voltage (Blue Color Group)

Figure 11. Output Current vs Output Voltage (Red and Green Color Group)







Figure 12. Output Current vs Output Voltage (Blue Color Group)

Figure 13. Output Current vs Output Voltage (Red and Green Color Group)







Figure 14. Output Current vs Output Voltage (Blue Color Group)

Figure 15. Constant-Current Error vs Output Current (Channel-to-Channel in Red Color Group)




## **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**







Figure 22. Global Brightness Control Linearity (Blue Color Group)

Figure 23. Supply Current vs Output Current (Red and Green Color Group)






Figure 24. Supply Current vs Output Current (Blue Color Group)

Figure 25. Supply Current vs Ambient Temperature





Figure 26. Constant-Current Output-Voltage Waveform




## 7 Parameter Measurement Information

## 7.1 Pin Equivalent Input and Output Schematic Diagrams



#### 7.2 Test Circuits






## 8 Detailed Description

#### 8.1 Overview

The TLC5952 device is a 24-channel, constant- current sink driver. Each channel can be turned on or off with internal register data. The output channels are grouped into three groups of eight channels each. Each channel group has a 128-step global brightness control (BC) function. Both on-off data and BC are writable via a serial interface. The maximum current value of all 24 channels is set by a single external resistor.

## 8.2 Functional Block Diagram



(1)



#### 8.3 Feature Description

#### 8.3.1 Maximum Constant-Sink-Current Value

The maximum output current per channel,  $I_{OLCMax}$ , is programmed by a single resistor,  $R_{IREF}$ , which is placed between the IREF and GND pins. The voltage on IREF is set by an internal band-gap  $V_{IREF}$ , with a typical value of 1.20 V. The maximum channel current is equivalent to the current flowing through  $R_{IREF}$  multiplied by a factor of 40 for OUTRn, -Gn and 30 for OUTBn. The maximum output current per channel can be calculated by Equation 1.

$$\begin{split} R_{IREF} \left( k\Omega \right) &= \frac{V_{IREF} \left( V \right)}{I_{OLCMax} \left( mA \right)} \; \times 40 \; \text{(for OUTRn/Gn)} \\ &= \frac{V_{IREF} \left( V \right)}{I_{OLCMax} \left( mA \right)} \; \times 30 \; \text{(for OUTBn)} \end{split}$$

#### where:

- V<sub>IRFF</sub> = the internal reference voltage on IREF (1.20 V, typical)
- I<sub>OLCMax</sub> = 2 mA to 35 mA at OUTRn, -Gn and 1.5 mA to 26.2 mA at OUTBn

I<sub>OLCMax</sub> is the largest current for each output. Each output sinks the I<sub>OLCMax</sub> current when it is turned on and the global brightness control data are set to the maximum value of 7Fh (127d). Each output sink current can be reduced by lowering the output global brightness control (BC) value.

 $R_{IREF}$  must be between 1.37 k $\Omega$  and 24 k $\Omega$  to hold  $I_{OLCMax}$  between 35 mA (typ) and 2 mA (typ) for OUTRn, -Gn and between 26.2 mA (typ) and 1.5 mA (typ) for OUTBn. Otherwise, the output may be unstable. Output currents lower than 2 mA (or 1.5 mA for OUTBn) can be achieved by setting  $I_{OLCMax}$  to 2 mA or higher and then using global brightness control to lower the output current.

Table 1 shows the characteristics of the constant-current sink versus the external resistor, R<sub>IRFF</sub>.

Table 1. Maximum Constant-Current Output Versus External Resistor Value

I <sub>OLCMa</sub>	I <sub>OLCMax</sub> (mA)							
OUTRn, OUTGn	OUTBn	R <sub>IREF</sub> (kΩ)						
35	26.28	1.37						
30	22.5	1.6						
25	18.75	1.92						
20	15	2.4						
15	11.25	3.2						
10	7.5	4.8						
5	3.75	9.6						
2	1.5	24						



#### 8.3.2 Global Brightness Control (BC) Function: Sink-Current Control

The TLC5952 is able to adjust the output current of each of the three color groups OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7. This function is called *global brightness control* (BC). The BC function allows users to adjust the global brightness of LEDs connected to the three output groups (OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7). All color group output currents can be adjusted in 128 steps from 0% to 100% of the maximum output current, I<sub>OLCMax</sub>. The brightness control data are entered into the TLC5952 via the serial interface. When the BC data change, the output current also changes immediately. When the device is powered on, the data in the common shift register and the control data latch are not set to any default values. Therefore, BC data must be written to the control data latch before turning on the constant-current output.

Equation 2 determines the output sink current for each color group. Table 2 summarizes the BC data versus current ratio and set current value.

$$I_{OUT}$$
 (mA) =  $I_{OLCMax}$  (mA) ×  $\left(\frac{BCR/G/B}{127d}\right)$ 

#### where:

- I<sub>OLCMax</sub> = the maximum channel current for each channel determined by R IREF
- BCR, -G, -B = the global brightness control value in the control data latch for each output color group

**RATIO OF OUTPUT CURRENT TO** I<sub>OUT</sub>, mA I<sub>OUT</sub>, mA (I<sub>OLCMax</sub> = 35 mA, Typical) **BC DATA BC DATA BC DATA** I<sub>OLCMax</sub> (mA, Typical)  $(I_{OLCMax} = 2 mA,$ (Decimal) Typical) (Binary) (Hex) 000 0000 0 0 0 0 000 0001 8.0 0.02 1 01 0.28 000 0010 2 02 1.6 0.55 0.03 ... ... ... ... ... 111 1101 125 7D 98.4 34.45 1.97 111 1110 126 7E 99.2 34.72 1.98 2 111 1111 127 100

Table 2. BC Data vs Current Ratio and Set-Current Value

#### 8.3.3 Constant-Current Output On-Off Control

When BLANK is low, each output is controlled by the data in the output on-off data latch. When data corresponding to an output are equal to 1, the output turns on; when the data corresponding to an output are equal to 0, the output turns off. When BLANK is high, all outputs are forced off.

When the device is powered on, the data in the output on-off data latch are not set to any default values. Therefore, on-off data must be written to the output on-off data latch before turning on the constant-current output and pulling BLANK low.

If there are any OUTRn, -Gn, -Bn outputs not connected to an LED, including open for short-to-ground failures, the on-off data corresponding to the unconnected output should be set to 0 before the LED is turned on. Otherwise, the  $V_{CC}$  supply current ( $I_{CC}$ ) increases while the LEDs are on. A truth table for the on-off control data is shown in Table 3.

Table 3. On-Off Control-Data Truth Table

ON-OFF CONTROL DATA	CONSTANT-CURRENT OUTPUT STATUS
0	Off
1	On



#### 8.4 Device Functional Modes

#### 8.4.1 LOD, LSD, and TEF Operation




Figure 33. LOD, LSD, and TEF Operation (No LED Error)




Figure 34. LOD, LSD, and TEF Operation (LED-Open Error)



#### **Device Functional Modes (continued)**




Figure 35. LOD, LSD, and TEF Operation (LED-Short Error)




Figure 36. LOD, LSD, and TEF Operation (Thermal Error)



## **Device Functional Modes (continued)**

#### 8.4.2 Register and Data Latch Configuration

The TLC5952 device has two writable data latches: the output on-off data latch and the control data latch. Both data latches are 24 bits in length. If the common shift register MSB is 0, the least significant 24 bits of data from the 25-bit common shift register are latched into the output on-off data latch. If the MSB is 1, the data are latched into the control data latch. Figure 37 shows the common shift register and the control data latch configuration.




Figure 37. Grayscale Shift Register and Data-Latch Configuration

## 8.4.2.1 Output On-Off Data Latch

The output on-off data latch is 24 bits long. This latch is used to turn each output current sink (OUTRn, -Gn, -Bn) on or off. When the MSB of the common shift register is set to 0, the lower 24 bits are written to the output on-off data latch on the rising edge of LAT. If the output on-off data latch bit corresponding to an output is 0, the output is turned off; if the bit is a 1, the output is turned on.

When the device is powered on, the data in the output on-off data latch are not set to any default value. Therefore, the on-off control data should be written to the data latch before the constant-current outputs are turned on.



## **Device Functional Modes (continued)**

#### 8.4.2.2 Control-Data Latch

The control data latch is 24 bits long and is used to adjust the LED current for each color group (OUTR0-OUTR7, OUTG0-OUTG7, and OUTB0-OUTB7). The LED current for each group can be adjusted between 0% and 100% of I<sub>OLCMAX</sub> in 128 steps (7-bit resolution). This data latch is also used to select the error detection type, LED open detection (LOD) or LED short detection (LSD), and the threshold voltage. When the MSB of the common shift register is set to 1, the lower 24 bits are written to the control data latch on the rising edge of LAT. Table 4 shows the control data latch bit assignment.

When the device is powered on, the data in the control data latch are not set to a default value. Therefore, the control data latch data should be written to the latch before the constant-current outputs are turned on.

**Table 4. Data Bit Assignment** 

BITS	DESCRIPTION
6–0	Global brightness control data for RED group (OUTR0-OUTR7, data = 00h to 7Fh)
13–7	Global brightness control data for GREEN group (OUTG0-OUTG7, data = 00h to 7Fh)
20–14	Global brightness control data for BLUE group (OUTB0-OUTB7, data = 00h to 7Fh)
23–21	Detection voltage and type select (data = 0h to 7h) $0 = \text{LED}$ open detection with 0.3 V (typ) threshold $1 = \text{LED}$ open detection with 0.6 V (typ) threshold $2 = \text{LED}$ open detection with 0.9 V (typ) threshold $3 = \text{LED}$ open detection with 1.2 V (typ) threshold $4 = \text{LED}$ short detection with $V_{CC} \times 60\%$ (typ) threshold $5 = \text{LED}$ short detection with $V_{CC} \times 70\%$ (typ) threshold $6 = \text{LED}$ short detection with $V_{CC} \times 80\%$ (typ) threshold $7 = \text{LED}$ short detection with $7 = 70\%$ (typ) threshold $7 = 70\%$ (typ) threshold



Figure 38 shows the operation to write data into the common shift register and control data latch.




Figure 38. Data Write Operation

## 8.4.2.3 Status Information Data (SID)

The 25-bit word status information data (SID) contains the status of the LED open detection (LOD) or LED short detection (LSD), and thermal error flag (TEF). When the MSB of the common shift register is set to 0, the SID overwrites the common shift register data at the rising edge of LAT after the data in the common shift register are copied to the output on-off data latch. If the common shift register MSB is 1, the SID data are not copied to the common shift register.

After being copied into the common shift register, new SID data are not available until new data are written into the common shift register. If new data are not written, the LAT signal is ignored. To recheck SID data without changing the constant-current output on-off data, reprogram the common shift register with the same data that are currently programmed into the output on-off data latch. When LAT goes high, the output on-off data do not change, but new SID data are loaded into the common shift register. LOD, LSD, and TEF are shifted out of SOUT with each rising edge of SCLK.






Figure 39. SID Load Assignment

#### 8.4.2.4 LED-Open Detection (LOD), LED-Short Detection (LSD), And Thermal Error Flag (TEF)

LOD detects a fault caused by an LED open circuit or a short from OUTRn, -Gn, -Bn to ground by comparing the OUTRn, -Gn, -Bn voltage to the LOD detection threshold voltage level set in the control data latch (Table 4). If the OUTRn, -Gn, -Bn voltage is lower than the programmed voltage, that output LOD bit is set to 1 to indicate an open LED. Otherwise, the LOD bit is set to 0. LOD data are only valid for outputs programmed to be on. LOD data for outputs programmed to be off are always 0.

LSD data detects a fault caused by a shorted LED by comparing the OUTRn, -Gn, -Bn voltage to the LSD detection threshold voltage level set in the control data latch (Table 4). If the OUTRn, -Gn, -Bn voltage is higher than the programmed voltage, that output LOD bit is set to 1 to indicate a shorted LED. Otherwise, the LSD bit is set to 0. LSD data are only valid for outputs programmed to be on. LSD data for outputs programmed to be off are always 0.

LOD and LSD data are not valid until 1  $\mu$ s after the falling edge of BLANK. Therefore, BLANK must be low for at least 1  $\mu$ s before going high. At the rising edge of BLANK, the LOD and LSD detection data are latched in the LOD-LSD holder. Changes in the LOD or LSD data while BLANK is low are directly connected to the output of the LOD-LSD holder, but are only valid 1  $\mu$ s after the change. The rising edge of LAT transfers the output data of the LOD-LSD holder to the common shift register.

As shown in Table 5, LOD and LSD data cannot be checked simultaneously. LOD and LSD data are not valid when TEF is active because all outputs are forced off.

The TEF bit indicates that the device junction temperature exceeds the temperature threshold ( $T_{TEF} = 165^{\circ}C$ , typ). The TEF bit also indicates that the device has turned off all drivers to avoid overheating. The device automatically turns the drivers back on when the device temperature decreases to less than  $T_{TEF} - T_{HYS}$ . The TEF data are held in the TEF holder latch until the TEF data are loaded into the common shift register by the rising edge of LAT. If the device temperature falls below  $T_{TEF} - T_{HYS}$  when LAT goes high, the TEF data in the TEF holder become 0. If the device temperature is not below  $T_{TEF} - T_{HYS}$  when LAT goes high, then the TEF data remain 1. Table 5 shows a truth table for LOD, LSD, and TEF. Figure 33 to Figure 36 show different examples of LOD, LSD, and TEF operation.



#### Table 5. LOD, LSD, and TEF Truth Table

		CONDITION	
SID DATA	LED OPEN DETECTION (LOD, Voltage Select Data = 0h to 3h)	LED SHORT DETECTION (LSD, Voltage Select Data = 4h to 7h)	THERMAL ERROR FLAG (TEF)
0	LED is not open or the output is off (V <sub>OUTRn/Gn/Bn</sub> is greater than the voltage selected by the detection voltage select bit in the control data latch)	LED is not shorted or the output is off (V <sub>OUTRn/Gn/Bn</sub> is less than or equal to the voltage selected by the detection voltage select bit in the control data latch)	Junction temperature is lower than the detect temperature ( $T_{TEF}$ ) before TEF is undetected or the detect temperature ( $T_{TEF} - T_{HYS}$ ) after TEF is detected
1	LED is open or shorted to GND (V <sub>OUTRn/Gn/Bn</sub> is less than or equal to the voltage selected by the detection voltage select bit in the control data latch)	LED terminal is short or OUTn is short to higher voltage (V <sub>OUTn</sub> is greater than The selected voltage by detection voltage select bit in the control data latch)	Junction temperature is higher than the detect temperature (T <sub>TEF</sub> )

#### 8.4.2.5 Thermal Shutdown (TSD)

The thermal shutdown (TSD) function turns off all constant-current outputs when the device junction temperature  $(T_J)$  exceeds the temperature threshold  $(T_{TEF} = 165^{\circ}C, typ)$ . The outputs remain disabled as long as the overtemperature condition exists. The outputs are turned on again after the device junction temperature drops below  $(T_{TEF} - T_{HYS})$ .

#### 8.4.2.6 Noise Reduction

Large surge currents may flow through the device and the board on which the device is mounted if all 24 LED channels turn on simultaneously when BLANK goes low. These large current surges could induce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC5952 turns the LED channels on in a series delay to provide a circuit soft-start feature.

A small delay circuit is implemented between each output. When all bits of the on-off data latch are set to 1, each constant-current output turns on in order (OUTR0, OUTG0, OUTB0, OUTR1, OUTG1, OUTB1, OUTR2–OUTB6, OUTR7, OUTG7, and OUTB7) with a small delay between each output after BLANK goes low or LAT goes high; see Figure 38. Both turnon and turnoff are delayed.

## 9 Power Supply Recommendations

Connect at least one 10-nF ceramic capacitor as close as possible between the  $V_{CC}$  pin and ground. Additional capacitors are needed on the LED power supply to reduce ripple on the LED power supply to a minimum.



#### 10 器件和文档支持

#### 10.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 10.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

## 10.3 商标

PowerPAD, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 10.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

**ESD** 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 10.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 11 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TLC5952DAP	Active	Production	HTSSOP (DAP)   32	46   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC5952
TLC5952DAP.A	Active	Production	HTSSOP (DAP)   32	46   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC5952
TLC5952DAP.B	Active	Production	HTSSOP (DAP)   32	46   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC5952
TLC5952DAPG4	Active	Production	HTSSOP (DAP)   32	46   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC5952
TLC5952DAPG4.A	Active	Production	HTSSOP (DAP)   32	46   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC5952
TLC5952DAPG4.B	Active	Production	HTSSOP (DAP)   32	46   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC5952
TLC5952DAPR	Active	Production	HTSSOP (DAP)   32	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC5952
TLC5952DAPR.A	Active	Production	HTSSOP (DAP)   32	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC5952
TLC5952DAPR.B	Active	Production	HTSSOP (DAP)   32	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC5952

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5952DAPR	HTSSOP	DAP	32	2000	330.0	24.4	8.6	11.5	1.6	12.0	24.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TLC5952DAPR	HTSSOP	DAP	32	2000	350.0	350.0	43.0	

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC5952DAP	DAP	HTSSOP	32	46	530	11.89	3600	4.9
TLC5952DAP.A	DAP	HTSSOP	32	46	530	11.89	3600	4.9
TLC5952DAP.B	DAP	HTSSOP	32	46	530	11.89	3600	4.9
TLC5952DAPG4	DAP	HTSSOP	32	46	530	11.89	3600	4.9
TLC5952DAPG4.A	DAP	HTSSOP	32	46	530	11.89	3600	4.9
TLC5952DAPG4.B	DAP	HTSSOP	32	46	530	11.89	3600	4.9


8.1 x 11, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DAP (R-PDSO-G32)PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Falls within JEDEC MO-153 Variation DCT.

PowerPAD is a trademark of Texas Instruments.

## DAP (R-PDSO-G32)


PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



# DAP (R-PDSO-G32) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- F. Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments





PLASTIC SMALL OUTLINE




#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may differ and may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月