

# 具有 $\pm 8\text{kV}$ IEC ESD 保护功能的 THVD1520 10Mbps RS-485 收发器

## 1 特性

- 符合或超出 TIA/EIA-485A 标准要求
- 4.5V 至 5.5V 电源电压
- 10Mbps 半双工 RS-422/RS-485
- 总线 I/O 保护
  - $\pm 16\text{kV}$  HBM ESD
  - $\pm 8\text{kV}$  IEC 61000-4-2 接触放电
  - $\pm 8\text{kV}$  IEC 61000-4-2 空气间隙放电
  - $\pm 4\text{kV}$  IEC 61000-4-4 快速瞬变脉冲
- 工业工作温度范围:  $-40^{\circ}\text{C}$  至  $125^{\circ}\text{C}$
- 用于噪声抑制的较大接收器滞后
- 低功耗
  - 低待机电源电流:  $< 1\mu\text{A}$
  - 运行期间静态电流:  $< 840\mu\text{A}$
- 适用于热插拔功能的无干扰上电/断电
- 开路、短路和空闲总线失效防护
- 1/8 单位负载 (多达 256 个总线节点)

## 2 应用

- 工厂自动化和控制
- 楼宇自动化
- HVAC 系统
- 视频监控
- 智能仪表

## 3 说明

THVD1520 是适用于工业应用的强大半双工 RS-485 收发器。这些总线引脚可耐受高级别的 IEC 接触放电 ESD 事件, 因此无需使用其他系统级保护组件。

该器件由 5V 单电源供电。总线引脚具备宽共模电压范围和低输入泄漏, 因此 THVD1520 适用于长电缆上的多点应用。


THVD1520 采用可实现快插兼容性的业界通用 8 引脚 SOIC 封装。该器件的额定温度范围为  $-40^{\circ}\text{C}$  至  $125^{\circ}\text{C}$ 。

### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
THVD1520	SOIC (8)	4.90mm x 3.91mm


(1) 如需了解所有可用封装, 请参阅产品说明书末尾的可订购产品附录。

简化原理图





## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
R	1	Digital output	Receive data output
$\overline{RE}$	2	Digital input	Receiver enable, active low (internal 5-M $\Omega$ pull-up)
DE	3	Digital input	Driver enable, active high (internal 5-M $\Omega$ pull-down)
D	4	Digital input	Driver data input (internal 5-M $\Omega$ pull-up)
GND	5	Ground	Device ground
A	6	Bus input/output	Bus I/O port, A (complementary to B)
B	7	Bus input/output	Bus I/O port, B (complementary to A)
V <sub>CC</sub>	8	Power	5-V supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	-0.5	7	V
$V_L$	Input voltage at any logic pin (D, DE or $\overline{RE}$ )	-0.3	5.7	V
$V_A, V_B$	Voltage at A or B inputs, as differential or common-mode with respect to GND	-18	18	V
$I_O$	Receiver output current	-24	24	mA
$T_J$	Junction temperature		170	°C
$T_{STG}$	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Bus terminals and GND	±16,000	V
			All other pins	±4,000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1,500		

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 ESD Ratings [IEC]

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	IEC 61000-4-2 ESD (Contact Discharge), bus terminals and GND	±8,000	V
		IEC 61000-4-2 ESD (Air-Gap Discharge), bus terminals and GND	±8,000	
		IEC 61000-4-4 EFT (Fast transient or burst), bus terminals and GND	±4,000	

## 6.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_{ID}$	Differential input voltage	-12		12	V
$V_I$	Input voltage at any bus terminal <sup>(1)</sup>	-7		12	V
$V_{IH}$	High-level input voltage (driver, driver-enable, and receiver-enable inputs)	2		$V_{CC}$	V
$V_{IL}$	Low-level input voltage (driver, driver-enable, and receiver-enable inputs)	0		0.8	V
$I_O$	Output current	Driver		60	mA
		Receiver	-8	8	
$R_L$	Differential load resistance	54	60		$\Omega$
$1/t_{UI}$	Signaling rate			10	Mbps
$T_J$	Junction temperature	-40		150	$^{\circ}\text{C}$
$T_A$ <sup>(2)</sup>	Operating ambient temperature	-40		125	$^{\circ}\text{C}$

- (1) The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
- (2) Operation is specified for internal (junction) temperatures upto 150 $^{\circ}\text{C}$ . Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shutdown (TSD) circuit which disables the device when the junction temperature reaches 170 $^{\circ}\text{C}$ .

## 6.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>		THVD1520	UNIT
		D (SOIC)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	125.3	$^{\circ}\text{C}/\text{W}$
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	67.6	$^{\circ}\text{C}/\text{W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	68.6	$^{\circ}\text{C}/\text{W}$
$\Psi_{JT}$	Junction-to-top characterization parameter	20.4	$^{\circ}\text{C}/\text{W}$
$\Psi_{JB}$	Junction-to-board characterization parameter	67.8	$^{\circ}\text{C}/\text{W}$

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>Driver</b>							
V <sub>OD</sub>	Driver differential-output voltage magnitude	V <sub>test</sub> from -7 to +12 V	See 图 7	1.5	2.5		V
		R <sub>L</sub> = 54 Ω (RS-485), C <sub>L</sub> = 50 pF	See 图 8	1.5	2.5		
		R <sub>L</sub> = 100 Ω (RS-422), C <sub>L</sub> = 50 pF		2	3		
Δ V <sub>OD</sub>	Change in magnitude of driver differential-output voltage	R <sub>L</sub> = 54 Ω or 100 Ω, C <sub>L</sub> = 50 pF	See 图 8	-50		50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	R <sub>L</sub> = 54 Ω or 100 Ω, C <sub>L</sub> = 50 pF	See 图 8	1	V <sub>CC</sub> / 2	3	V
ΔV <sub>OC</sub>	Change in differential driver common-mode output voltage			-50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak driver common-mode output voltage					220	
I <sub>OS</sub>	Driver short-circuit output current	DE = V <sub>CC</sub> , -7 V ≤ [V <sub>A</sub> or V <sub>B</sub> ] ≤ 12 V, or A pin shorted to B pin				150	mA
C <sub>OD</sub>	Differential output capacitance				8		pF
<b>Receiver</b>							
I <sub>I</sub>	Bus input current (driver disabled)	DE = 0 V, V <sub>CC</sub> = 0 V or 5.5 V	V <sub>I</sub> = 12 V		75	110	μA
			V <sub>I</sub> = -7 V	-90	-70		
R <sub>A</sub> , R <sub>B</sub>	Bus input impedance	V <sub>A</sub> = -7 V, V <sub>B</sub> = 12 V and V <sub>A</sub> = 12 V, V <sub>B</sub> = -7 V	See 图 12	96			kΩ
V <sub>IT+</sub>	Positive-going receiver differential-input voltage threshold				-90	-50	mV
V <sub>IT-</sub>	Negative-going receiver differential-input voltage threshold			-200	-150		mV
V <sub>HYS</sub> <sup>(1)</sup>	Receiver differential-input voltage threshold hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			40	60		mV
V <sub>OH</sub>	Receiver high-level output voltage	I <sub>OH</sub> = -8 mA		4	V <sub>CC</sub> - 0.3		V
V <sub>OL</sub>	Receiver low-level output voltage	I <sub>OL</sub> = 8 mA			0.2	0.4	V
I <sub>OZ</sub>	Receiver high-impedance output current	V <sub>O</sub> = 0 V or V <sub>CC</sub> , $\overline{RE} = V_{CC}$		-1		1	μA
I <sub>OSR</sub>	Receiver output short-circuit current	$\overline{RE} = 0$ , DE = 0	See 图 13			95	mA
<b>Logic</b>							
I <sub>IN</sub>	Input current (D, DE, $\overline{RE}$ )			-2.5		2.5	μA
<b>Supply</b>							
I <sub>CC</sub>	Supply current (quiescent)	Driver and receiver enabled	DE = V <sub>CC</sub> , $\overline{RE} = 0$ , no load		600	840	μA
		Driver enabled, receiver disabled	DE = V <sub>CC</sub> , $\overline{RE} = V_{CC}$ , no load		440	580	
		Driver disabled, receiver enabled	DE = 0, $\overline{RE} = 0$ , no load		530	680	
		Driver and receiver disabled	DE = 0, $\overline{RE} = V_{CC}$ , no load		0.1	1	

(1) Under any specific conditions, V<sub>IT+</sub> is specified to be at least V<sub>HYS</sub> higher than V<sub>IT-</sub>.

## 6.7 Power Dissipation Characteristics

PARAMETER		TEST CONDITIONS		VALUE	UNIT
PD	Power dissipation, driver and receiver enabled, $V_{CC} = 5.5\text{ V}$ , $T_A = 125^\circ\text{C}$ , 50% duty cycle square-wave signal at maximum signaling rate	Unterminated	$R_L = 300\ \Omega$ , $C_L = 50\text{ pF}$	100	mW
		RS-422 load	$R_L = 100\ \Omega$ , $C_L = 50\text{ pF}$	135	
		RS-485 load	$R_L = 54\ \Omega$ , $C_L = 50\text{ pF}$	190	







## 6.8 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>Driver</b>							
$t_r$ , $t_f$	Driver differential output rise and fall times		See <a href="#">图 9</a>	10	17	30	ns
$t_{PHL}$ , $t_{PLH}$	Driver propagation delay		See <a href="#">图 9</a>		20	35	ns
$t_{SK(P)}$	Driver pulse skew, $ t_{PHL} - t_{PLH} $		See <a href="#">图 9</a>		0.8	4	ns
$t_{PHZ}$ , $t_{PLZ}$	Driver disable time		See <a href="#">图 10</a> and <a href="#">图 11</a>		25	100	ns
$t_{PHZ}$ , $t_{PLZ}$	Driver enable time	Receiver enabled	See <a href="#">图 10</a> and <a href="#">图 11</a>		25	100	ns
		Receiver disabled	See <a href="#">图 10</a> and <a href="#">图 11</a>		1.5	3	$\mu\text{s}$
<b>Receiver</b>							
$t_r$ , $t_f$	Receiver output rise and fall times		See <a href="#">图 14</a>		5	15	ns
$t_{PHL}$ , $t_{PLH}$	Receiver propagation delay time		See <a href="#">图 14</a>		50	95	ns
$t_{SK(P)}$	Receiver pulse skew, $ t_{PHL} - t_{PLH} $		See <a href="#">图 14</a>		3	15	ns
$t_{PHZ}$ , $t_{PLZ}$	Receiver disable time		See <a href="#">图 15</a>		15	30	ns
$t_{PZL(1)}$ , $t_{PZH(1)}$ , $t_{PZL(2)}$ , $t_{PZH(2)}$	Receiver enable time	Driver enabled	See <a href="#">图 15</a>		25	170	ns
		Driver disabled	See <a href="#">图 16</a>		1	5	$\mu\text{s}$

### 6.9 Typical Characteristics

$V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)





## 7 Parameter Measurement Information




图 7. Measurement of Driver Differential Output Voltage With Common-Mode Load




图 8. Measurement of Driver Differential and Common-Mode Output With RS-485 Load




图 9. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays




图 10. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load




图 11. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load

Parameter Measurement Information (接下页)




图 12. Measurement of Bus Impedance




图 13. Measurement of Receiver Output Short Circuit Current




图 14. Measurement of Receiver Output Rise and Fall Times and Propagation Delays




图 15. Measurement of Receiver Enable/Disable Times With Driver Enabled





图 16. Measurement of Receiver Enable Times With Driver Disabled

## 8 Detailed Description

### 8.1 Overview

The THVD1520 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 10 Mbps.

### 8.2 Functional Block Diagrams



### 8.3 Feature Description

Internal ESD protection circuits protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to  $\pm 8$  kV (contact discharge),  $\pm 8$  kV (air gap discharge) and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to  $\pm 4$  kV.

### 8.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as  $V_{OD} = V_A - V_B$  is positive. When D is low, the output states reverse, B turns high, A becomes low, and  $V_{OD}$  is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to  $V_{CC}$ , thus, when left open while the driver is enabled, output A turns high and B turns low.

表 1. Driver Function Table

INPUT D	ENABLE DE	OUTPUTS		FUNCTION
		A	B	
H	H	H	L	Actively drive bus high
L	H	L	H	Actively drive bus low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	H	H	L	Actively drive bus high by default

When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_A - V_B$  is positive and higher than the positive input threshold,  $V_{IT+}$ , the receiver output, R, turns high. When  $V_{ID}$  is negative and lower than the negative input threshold,  $V_{IT-}$ , the receiver output, R, turns low. If  $V_{ID}$  is between  $V_{IT+}$  and  $V_{IT-}$ , the output is indeterminate.

When  $\overline{RE}$  is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

**表 2. Receiver Function Table**

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	$\overline{RE}$	R	
$V_{IT+} < V_{ID}$	L	H	Receive valid bus high
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus low
X	H	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	H	Fail-safe high output
Short-circuit bus	L	H	Fail-safe high output
Idle (terminated) bus	L	H	Fail-safe high output

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The THVD1520 is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.

### 9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




图 17. Typical RS-485 Network With Half-Duplex Transceivers

#### 9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

##### 9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

## Typical Application (接下页)

### 9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in [公式 1](#).

$$L_{(\text{STUB})} \leq 0.1 \times t_r \times v \times c$$

where

- $t_r$  is the 10/90 rise time of the driver
  - $c$  is the speed of light ( $3 \times 10^8$  m/s)
  - $v$  is the signal velocity of the cable or trace as a factor of  $c$
- (1)

### 9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k $\Omega$ . Because the THVD1520 consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

### 9.2.1.4 Receiver Failsafe

The differential receivers of the THVD1520 are *failsafe* to invalid bus states caused by the following:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver will output a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input  $V_{ID}$  is more positive than 200 mV, and must output a low when  $V_{ID}$  is more negative than  $-200$  mV. The receiver parameters which determine the failsafe performance are  $V_{IT+}$ ,  $V_{IT-}$ , and  $V_{HYS}$  (the separation between  $V_{IT+}$  and  $V_{IT-}$ ). As shown in the table, differential signals more negative than  $-200$  mV will always cause a low receiver output, and differential signals more positive than 200 mV will always cause a high receiver output.

When the differential input signal is close to zero, it is still above the  $V_{IT+}$  threshold, and the receiver output will be high. Only when the differential input is more than  $V_{HYS}$  below  $V_{IT+}$  will the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value,  $V_{HYS}$ , as well as the value of  $V_{IT+}$ .

Typical Application (接下页)

9.2.1.5 Transient Protection

The bus pins of the THVD1520 transceiver family include on-chip ESD protection against ±16-kV HBM and ±8-kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance,  $C_{(S)}$ , and 78% lower discharge resistance,  $R_{(D)}$ , of the IEC model produce significantly higher discharge currents than the HBM model.




图 18. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

图 19 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.




图 19. Power Comparison of ESD, EFT, and Surge Transients

Typical Application (接下页)

In the event of surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. 图 20 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.




图 20. Comparison of Transient Energies



Typical Application (接下页)

9.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary. 图 21 suggests a protection circuit against 1 kV surge (IEC 61000-4-5) transients. 表 3 shows the associated bill of materials.




图 21. Transient Protection Against Surge Transients for Half-Duplex Devices

表 3. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	RS-485 transceiver	THVD1520	TI
R1	10-Ω, pulse-proof thick-film resistor	CRCW0603010RJNEAHP	Vishay
R2			
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns

### 9.2.3 Application Curves




图 22. Waveforms at 10 Mbps Operation, PRBS7 Data Pattern




图 23. Waveforms at 10 Mbps Operation, Clock Data Pattern

## 10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

## 11 Layout

### 11.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
2. Use  $V_{CC}$  and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
4. Apply 100-nF to 220-nF decoupling capacitors as close as possible to the  $V_{CC}$  pins of transceiver, UART and/or controller ICs on the board.
5. Use at least two vias for  $V_{CC}$  and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
6. Use 1-k $\Omega$  to 10-k $\Omega$  pull-up and pull-down resistors for enable lines to limit noise currents in these lines during transient events.
7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

### 11.2 Layout Example




图 24. Layout Example

## 12 器件和文档支持

### 12.1 器件支持

### 12.2 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 12.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.4 社区资源

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 12.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

## 12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">THVD1520DR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1520
THVD1520DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1520
THVD1520DRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1520
THVD1520DRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1520

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD1520DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD1520DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD1520DR	SOIC	D	8	2500	353.0	353.0	32.0
THVD1520DRG4	SOIC	D	8	2500	353.0	353.0	32.0



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.



# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月