











THVD1505

ZHCSK86-SEPTEMBER 2019

具有 IEC-ESD 保护功能的 THVD1505 总线极性校正 RS-485 收发器

1 特性

- 符合或超出 TIA/EIA-485A 标准和中国国家电网公司 (SGCC) 第 11 部分串行通信协议 RS-485 标准的要求
- 4.5V 至 5.5V 电源电压
- 半双工 RS-422/RS-485
- 可在 45ms 内校正总线极性
- 有无失效防护偏置电阻器均可工作
- 数据速率: 高达 1Mbps
- 总线 I/O 保护:
 - ±16kV HBM ESD
 - ±8kV IEC 61000-4-2 接触放电
 - ±8kV IEC 61000-4-2 空气间隙放电
 - ±2kV IEC 61000-4-4 快速瞬变脉冲
- 开路、短路和空闲总线失效防护
- 用于噪声抑制的 较大接收器迟滞值: 120mV
- 一条总线上多达 256 个节点(1/8 单位负载)
- 工作温度 范围: -40°C 至 125°C
- 低功耗
 - 待机电源电流: < 1µA
 - 工作电源电流: < 1.1mA
- 适用于热插拔功能的无干扰上电/断电

2 应用

- 电表
- HVAC 系统
- 逆变器
- 视频监控

3 说明

THVD1505 是一款低功耗 RS-485 收发器,具有总线 极性自动校正和瞬态保护功能。热插拔时,此器件在总 线闲置的头 45ms 内检测并校正总线极性。这些总线 引脚可耐受静电放电 (ESD) 事件,具有符合人体放电模型 (HBM)、IEC 61000-4-2 接触放电和空气间隙放电规范的高级别保护功能。

此器件将一个差分驱动器和一个差分接收器组合在一起,这两个器件由一个 5V 单电源供电。驱动器差分输出和接收器差分输入在内部连接,构成一个适用于半双工(两线制总线)通信的总线端口。该器件 具有 宽共模电压范围,因此适用于长线缆上的 多点。


THVD1505 采用 SOIC-8 封装,在自然通风环境下的 额定温度范围为 -40° C 至 125 $^{\circ}$ C。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
THVD1505	SOIC (8)	4.90mm × 3.91mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

支持极性纠正 (POLCOR) 的典型网络应用



Copyright © 2018, Texas Instruments Incorporated



目录

特性	9	8.2 Functional Block Diagram 8.3 Feature Description	11 11 15 16
Specifications 3 6.1 Absolute Maximum Ratings 3 6.2 ESD Ratings 3 6.3 ESD Ratings [IEC] 4 6.4 Recommended Operating Conditions 4 6.5 Thermal Information 4 6.6 Electrical Characteristics 5 6.7 Power Dissipation Characteristics 6 6.8 Switching Characteristics 6 6.9 Typical Characteristics 7	10 11	9.2 Typical Application Power Supply Recommendations Layout 11.1 Layout Guidelines 11.2 Layout Example 器件和文档支持 12.1 器件支持 12.2 接收文档更新通知 12.3 社区资源	21 23 24 24 24 25 25 25 25
Parameter Measurement Information 8 7.1 Driver 8 7.2 Receiver 9 Detailed Description 11	13	12.5 静电放电警告 12.6 Glossary	25 25
	应用 1 说明 1 修订历史记录 2 Pin Configuration and Functions 3 Specifications 3 6.1 Absolute Maximum Ratings 3 6.2 ESD Ratings 3 6.3 ESD Ratings [IEC] 4 6.4 Recommended Operating Conditions 4 6.5 Thermal Information 4 6.6 Electrical Characteristics 5 6.7 Power Dissipation Characteristics 6 6.8 Switching Characteristics 6 6.9 Typical Characteristics 7 Parameter Measurement Information 8 7.1 Driver 8	应用 1 说明 1 修订历史记录 2 Pin Configuration and Functions 3 Specifications 3 6.1 Absolute Maximum Ratings 3 6.2 ESD Ratings 3 6.3 ESD Ratings [IEC] 4 6.4 Recommended Operating Conditions 4 6.5 Thermal Information 4 6.6 Electrical Characteristics 5 6.7 Power Dissipation Characteristics 6 6.8 Switching Characteristics 6 6.9 Typical Characteristics 7 Parameter Measurement Information 8 7.1 Driver 8 7.2 Receiver 9	应用 1 8.2 Functional Block Diagram 说明 1 8.3 Feature Description 修订历史记录 2 8.4 Device Functional Modes Pin Configuration and Functions 3 Specifications 3 6.1 Absolute Maximum Ratings 3 6.2 ESD Ratings 3 6.3 ESD Ratings [IEC] 4 6.4 Recommended Operating Conditions 4 6.5 Thermal Information 4 6.6 Electrical Characteristics 5 6.7 Power Dissipation Characteristics 6 6.8 Switching Characteristics 6 6.9 Typical Characteristics 7 7 Parameter Measurement Information 8 7.1 Driver 8 7.2 Receiver 9


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明	
9月2019年	*	初始发行版。	



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
А	6	Bus input/output	Driver output or receiver input (complementary to B)
B 7 inp		Bus input/output	Driver output or receiver input (complementary to A)
D	4	Digital input	Driver data input (internal 5-MΩ pull-up)
DE	3	Digital input	Driver enable, active high (internal 5-MΩ pull-down)
GND	5	Ground	Device ground
R	1	Digital output	Receive data output
RE	2	Digital input	Receiver enable, active low (internal 5-M Ω pull-up)
V _{cc}	8	Supply	4.5-V to 5.5-V supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V
V_L	Input voltage at any logic pin (D, DE or RE)	-0.3	5.7	V
V _A , V _B	Voltage at A or B inputs, as differential or common-mode with respect to GND	-18	18	V
Io	Receiver output current	-24	24	mA
T_{J}	Junction temperature		170	°C
T _{STG}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions forextended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Bus terminals and GND	±16,000	
\ <u>\</u>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC 35-001	All other pins	±4,000	V/
V _(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)			V
		Machine model (MM), per JEDEC JESD22-A115-A			

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 ESD Ratings [IEC]

			VALUE	UNIT
		IEC 61000-4-2 ESD contact discharge, bus terminals and GND	±8,000	
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 ESD air-gap discharge, bus terminals and GND	±8,000	V
		IEC 61000-4-4 EFT fast transient, bus terminals and GND	±2,000	

6.4 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	V
V_{ID}	Differential input voltage		-12		12	V
VI	Input voltage at any bus termina	al ⁽¹⁾	-7		12	V
V_{IH}	High-level input voltage (driver,	driver-enable, and receiver-enable inputs)	2		V _{CC}	V
V_{IL}	Low-level input voltage (driver, o	driver-enable, and receiver-enable inputs)	0		0.8	V
	0. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	Driver	-60		60	A
IO	Output current	Receiver	-8		12 12 V _{CC} 0.8	mA
R_L	Differential load resistance		54	60		Ω
1/t _{UI}	Signaling rate		0.3		1000	kbps
T _J	Junction temperature	Junction temperature			150	°C
T _A ⁽²⁾	Operating ambient temperature	(see <i>Thermal Information</i> for additional information)	-40		125	°C

⁽¹⁾ The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this datasheet.

6.5 Thermal Information

		THVD1505	
	THERMAL METRIC ⁽¹⁾		UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	125.3	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	67.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	68.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	20.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	67.8	°C/W

For more information about traditional and new thermalmetrics, see the Semiconductor and ICPackage Thermal Metrics application report.

⁽²⁾ Operation is specified for internal (junction) temperatures upto 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shutdown (TSD) circuit which disables the device when the junction temperature reaches 170°C.



6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIO	ONS	MIN	TYP	MAX	UNIT
Driver							
		V _{test} from -7 to +12 V	See 图 7	1.5	2.5		
V _{OD}	Driver differential-output voltage magnitude	$R_L = 54 \Omega \text{ (RS-485)}, C_L = 50 \text{ pF}$		1.5	2.5		V
	magnitude	$R_L = 100 \Omega \text{ (RS-422)}, C_L = 50 \text{ pF}$	See 🛚 8	2	3		
Δ V _{OD}	Change in magnitude of driver differential-output voltage	$R_L = 54 \ \Omega, \ C_L = 50 \ pF$	See 图 8	-50		50	mV
/ _{OC(SS)}	Steady-state common-mode output voltage			1	V _{CC} / 2	3	V
VOC	Change in differential driver common-mode output voltage	$R_L = 54 \Omega, C_L = 50 pF$	See 图 8	-50		50	mV
J _{OC(PP)}	Peak-to-peak driver common- mode output voltage				250		mV
I _{os}	Driver short-circuit output current	DE = V_{CC} , -7 V \leq [V_A or V_B] \leq 12 V, pin	DE = V_{CC} , -7 V \leq [V _A or V _B] \leq 12 V, or A pin shorted to B pin			150	mA
C _{OD}	Differential output capacitance				8		pF
Receiver							
lı.	Bus input current (driver disabled)	DE - 0 V V - 0 V or 5 5 V	V _I = 12 V		75	110	
I	bus input current (driver disabled)	$DE = 0 \text{ V}, V_{CC} = 0 \text{ V or } 5.5 \text{ V}$	$V_I = -7 V$	-90	-70		μA
R _A , R _B	Bus input impedance	$V_A = -7 \text{ V}, V_B = 12 \text{ V} \text{ and } V_A = 12 \text{ V}, V_B = -7 \text{ V}$	See 图 12	96			kΩ
/ _{IT+}	Positive-going receiver differential-input voltage threshold				60	100	mV
/ _{IT-}	Negative-going receiver differential-input voltage threshold			-100	-60		mV
/ _{HYS} ⁽¹⁾	Receiver differential-input voltage threshold hysteresis ($V_{IT+} - V_{IT-}$)			40	120		mV
/ _{OH}	Receiver high-level output voltage	$I_{OH} = -8 \text{ mA}$		4	$V_{CC} - 0.3$		V
/ _{OL}	Receiver low-level output voltage	I _{OL} = 8 mA			0.2	0.4	V
OZ	Receiver high-impedance output current	$V_{O} = 0 \text{ V or } V_{CC}, \overline{RE} = V_{CC}$		-1		1	μΑ
OSR	Receiver output short-circuit current	RE = 0, DE = 0	See 图 13			95	mA
_ogic						·	
IN	Input current (D, DE, RE)			-2		2	μΑ
Supply						·	
		Driver and receiver enabled	$DE = V_{CC}, \overline{RE} = 0,$ no load		820	1100	
cc	Supply current (quiescent)	Driver enabled, receiver disabled	$DE = V_{CC}, \overline{RE} = V_{CC}, \text{ no load}$		520	660	μA
CC	ouppry current (quiescent)	Driver disabled, receiver enabled	$DE = 0$, $\overline{RE} = 0$, no load		520	660	μΛ
		Driver and receiver disabled	$DE = 0$, $\overline{RE} = V_{CC}$, no load		0.03	1	

⁽¹⁾ Under any specific conditions, $V_{\text{IT+}}$ is specified to be at least V_{HYS} higher than $V_{\text{IT-}}$.



6.7 Power Dissipation Characteristics

PARAMETER		TEST CONDITIONS	VALUE	UNIT
Power dissipation, driver and	Unterminated	$R_L = 300 \Omega, C_L = 50 pF$	120	
PD receiver enabled, $V_{CC} = 5.5 \text{ V}$, $T_A = 125^{\circ}\text{C}$, 50% duty cycle square-wave	RS-422 load	$R_L = 100 \Omega, C_L = 50 pF$	160	mW
signal at maximum signaling rate	RS-485 load	$R_L = 54 \Omega, C_L = 50 pF$	200	


6.8 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
Driver							
t _r , t _f	Driver differential output rise and fall times		See 图 9	100	115	300	ns
t _{PHL} , t _{PLH}	Driver propagation delay		See ₹ 9		90	350	ns
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}		See 图 9		25	40	ns
t _{PHZ} , t _{PLZ}	Driver disable time		See 图 10 and 图 11		70	160	ns
	Driver enable time	Receiver enabled	See 图 10 and 图 11		220	400	ns
t _{PHZ} , t _{PLZ}		Receiver disabled	See 图 10 and 图 11		1.5	3	μs
Receiver							
t _r , t _f	Receiver output rise and fall times		See 图 14		6	30	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time		See 图 14		80	120	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}		See 图 14		2	7	ns
t _{PHZ} , t _{PLZ}	Receiver disable time		See 图 15		15	30	ns
$t_{PZL(1)}$,		Driver enabled	See 图 15		180	370	ns
$t_{PZH(1)}$ $t_{PZL(2)}$, $t_{PZH(2)}$	Receiver enable time	Driver disabled	See 图 16		1	5	μs
t _{FS}	Bus fail-safe time	Driver disabled	See 图 17	25	35	45	ms

www.ti.com.cn

60 Typical Characteristics



7 Parameter Measurement Information

7.1 Driver





图 7. Measurement of Driver Differential-Output Voltage With Common-Mode Load







图 8. Measurement of Driver Differential and Common-Mode Output With RS-485 Load







图 9. Measurement of Driver Differential-Output Rise and Fall Times and Propagation Delays







图 10. Measurement of Driver Enable and Disable Times With Active-High Output and Pull-Down Load






图 11. Measurement of Driver Enable and Disable Times With Active-Low Output and Pull-up Load



7.2 Receiver




图 12. Measurement of Bus Impedance




图 13. Measurement of Receiver Output Short Circuit Current




图 14. Measurement of Receiver Output Rise and Fall Times and Propagation Delays




图 15. Measurement of Receiver Enable and Disable Times With Driver Enabled



Receiver (接下页)




图 16. Measurement of Receiver Enable Times With Driver Disabled




图 17. Measurement of Receiver Polarity-Correction Time With Driver Disabled




8 Detailed Description

8.1 Overview

The THVD1505 device is a half-duplex RS-485 transceiver suitable for data transmission at rates up to 1 Mbps over controlled-impedance transmission media (such as twisted-pair cabling). The device features a high level of internal transient protection, making it able to withstand ESD strikes up to ±8 kV (per IEC 61000-4-2) and EFT transients up to ±2 kV (per IEC 61000-4-4) without incurring damage. Up to 256 units of THVD1500 and/or THVD1505 may share a common RS-485 bus due to the devices' low bus input currents. THVD1505 features automatic polarity correction, which detects bus mis-wiring and swaps A and B.

8.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Bus Polarity Correction

THVD1505 automatically corrects a wrong bus-signal polarity caused by a mis-wire fault. In order to detect the bus polarity, the following conditions must be met.

- A slave node must enable the receiver (RE = low). Driver can be in either enabled or disabled state
- A and B signals should be static for longer than fail-safe time (t_{ES})
- The absolute value of the differential voltage at the receiver input should be greater than the receiver thresholds (|V_{IT+}| or |V_{IT-}|)

The receiver input voltage can be defined either by using passive fail-safe resistors or by the master node actively driving the bus.

8.3.1.1 Passive Polarity Definition Using Fail-Safe Biasing Network

图 18 shows a simple point-to-point data link between a master node and a slave node with mis-wire fault.




图 18. Passive Polarity Definition

Feature Description (接下页)

During passive polarity definition, an external fail-safe resistor network (R_{FS}) must be used to ensure fail-safe operation during an idle bus state. When the bus is not actively driven, the differential receiver inputs could float allowing the receiver output to assume a random output. A proper fail-safe network forces the receiver inputs to exceed the V_{IT} threshold, thus forcing the THVD1505 receiver output into the high state.

19 shows the timing diagram for passive polarity definition.

Prior to initiating data transmission the master transceiver must idle for a time span that exceeds the maximum fail-safe time, t_{FS} , of a slave transceiver. This idle time is accomplished by driving the direction control line (the output of the MCU in $\boxed{8}$ 19 that is driving DE and \boxed{RE} pins), DIR, low. After a time, $t > t_{FS}$, the master begins transmitting data.

Because of the indicated mis-wire fault between master and slave, the slave node receives bus signals with reversed polarity. Assuming the slave node has just been connected to the bus, the direction-control pin is pulled-down during power-up and then is actively driven low by the slave MCU. The polarity correction begins as soon as the slave supply is established and ends after t_{FS}.




图 19. Polarity Correction Timing With Passive Polarity Definition

Initially, the slave receiver assumes that the correct bus polarity is applied to the inputs and performs no polarity reversal. Because of the reversed polarity of the bus-failsafe voltage, the output of the slave receiver, R_S , turns low. After t_{FS} has passed and the receiver has detected the wrong bus polarity, the internal POLCOR logic reverses the input signal and R_S turns high.

At this point, all incoming bus data with reversed polarity are polarity corrected within the transceiver. Because polarity correction is also applied to the transmit path, the data sent by the slave MCU are reversed by the POLCOR logic and then fed into the driver.



Feature Description (接下页)

The reversed data from the slave MCU are reversed again by the mis-wire fault in the bus, and the correct bus polarity is reestablished at the master end.

THVD1505 retains the state of the polarity logic as long as V_{CC} is present to the device. However, the device POLCOR logic powers up in the default no polarity reversal mode at each device power up. POLCOR logic remains active as long as V_{CC} is applied to the device.

注

Data string durations of consecutive 0s or 1s exceeding the minimum t_{FS} can accidently trigger a wrong polarity correction and must be avoided.

8.3.1.2 Active Polarity Definition by the Master Node

THVD1505 polarity correction can also work without a fail-safe resistor network. See ₹ 20.




图 20. Active Polarity Definition

In this scenario, the master node drives the bus for longer than t_{FS} . After a time, $t > t_{FS}$, the master begins transmitting data. 21 shows the timing diagram for active polarity definition. DIR pin refers to the output of the MCU that is driving DE and \overline{RE} pins in 21.



Feature Description (接下页)




图 21. Polarity Correction Timing With Active Polarity Definition

POLCOR logic behavior with active polarity definition is identical to the POLCOR logic behavior with passive polarity definition.



8.4 Device Functional Modes

表 1. Driver Pin Functions

INPUT	ENABLE	OUTP	UTS	DESCRIPTION					
D	DE	Α	В	ESCRIPTION					
NORMAL MO	DDE								
Н	Н	Н	L	Actively drives bus high					
L	Н	L	Н	Actively drives bus low					
Х	L	Z	Z	Driver disabled					
Х	OPEN	Z	Z	Driver disabled by default					
OPEN	Н	Н	L	Actively drives bus high					
POLARITY-C	ORRECTING MOD	E							
Н	Н	L	Н	Actively drives bus low					
L	Н	Н	L	Actively drives bus high					
Х	L	Z	Z	Driver disabled					
Х	OPEN	Z	Z	Driver disabled by default					
OPEN	Н	L	Н	Actively drives bus low					

表 2. Receiver Pin Functions

DIFFERENTIAL INPUT	EN	ABLE	ОИТРИТ	DESCRIPTION				
$V_{ID} = V_A - V_B$	RE DE		R					
$V_{ID} > V_{IT+}$	L X		Н	Receive valid bus high				
$V_{IT-} > V_{ID}$	L X		L during t _{FS} H after t _{FS}	Receive valid bus low if lasting for less than $t_{\text{FS}},$ polarity correcting if lasting for more than t_{FS}				
X	н х		Z	Receiver disabled				
X	OPEN	X	Z	Receiver disabled				
Open, short or V _{IT+} > V _{ID} > V _{IT-}	L X		H after t _{FS}	Receiver fail-safe high				

9 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Device Configuration

The THVD1505 is a half-duplex RS-485 transceiver operating from a single 5-V ±10% supply. The driver and receiver enable pins allow for the configuration of different operating modes.



Copyright © 2018, Texas Instruments Incorporated

图 22. Transceiver Configurations

Using independent enable lines provides the most flexible control as the lines allow for the driver and the receiver to be turned on and turned off individually. While this configuration requires two control lines, it allows for selective listening to the bus traffic, whether the driver is transmitting data or not. Only this configuration allows the THVD1505 to enter low-power standby mode because it allows both the driver and receiver to be disabled simultaneously.

Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal. Thus, when the direction-control line is high, the transceiver is configured as a driver, while for a low the device operates as a receiver.

Tying the receiver enable to ground and controlling only the driver-enable input also uses only one control line. In this configuration, a node not only receives the data on the bus sent by other nodes but also receives the data sent on the bus, enabling the node to verify the correct data has been transmitted.

9.1.2 Bus Design

An RS-485 bus consists of multiple transceivers connected in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for relatively high data rates over long cable length.

Common cables used are unshielded twisted pair (UTP), such as low-cost CAT-5 cable with Z_0 = 100 Ω , and RS-485 cable with Z_0 = 120 Ω . Typical cable sizes are AWG 22 and AWG 24.

The maximum bus length is typically given as 4000 ft or 1200 m, and represents the length of an AWG 24 cable whose cable resistance approaches the value of the termination resistance, thus reducing the bus signal by half or 6 dB. Actual maximum usable cable length depends on the signaling rate, cable characteristics, and environmental conditions.



Application Information (接下页)

9.1.3 Fail-Safe Biasing for Passive Polarity Definition

External biasing resistor network of R_{FS} along with R_{T} define the V_{FS} during the polarity correction time, t_{FS} . See Passive Polarity Definition Using Fail-Safe Biasing Network for more details.

 R_{FS} resistors should be selected such that $V_{FS} > |V_{IT}| = 100$ mV. The equation below can be used to calculate R_{FS} . Note that too low of a R_{FS} value increases the bus loading that reduces the number of nodes on the RS-485 bus.

$$R_{FS} < 0.5 \times [(R_T \times V_{CC-min}) / 0.1 - R_T]$$
 (1)

9.1.4 Cable Length Versus Data Rate

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, applications such as e-metering often operate at rates of up to 250 kbps even at distances of 4000 ft and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.




图 23. Cable Length vs Data Rate Characteristic

9.1.5 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. The reason for the short distance is because a stub presents a non-terminated piece of bus line which can introduce reflections if the distance is too long. As a general guideline, the electrical length or round-trip delay of a stub should be less than one-tenth of the rise time of the driver, thus leading to a maximum physical stub length of as shown in 公式 2.

$$L_S \le 0.1 \times t_r \times v \times c$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3 \times 10⁸ m/s or 9.8 \times 10⁸ ft/s)
- v is the signal velocity of the cable (v = 78%) or trace (v = 45%) as a factor of c

Based on 公式 2, with a minimum rise time of 400 ns, 公式 3 shows the maximum cable-stub length of the THVD1505.

$$L_S \le 0.1 \times 400 \times 10^{-9} \times 310^8 \times 0.78 = 9.4 \text{ m (or } 30.6 \text{ ft)}$$
 (3)

(2)

Application Information (接下页)




图 24. Stub Length

9.1.6 Transient Protection

The bus terminals of the THVD1505 transceiver family possess on-chip ESD protection against ± 16 kV HBM, ± 8 kV IEC 61000-4-2 contact discharge and ± 2 kV IEC 61000-4-4 EFT. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, C_S, and 78% lower discharge resistance, R_D of the IEC model produce significantly higher discharge currents than the HBM model.




图 25. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD and EFT protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. EFTs are generally caused by relay-contact bounce or the interruption of inductive loads.

Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

₹ 26 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation. The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.


Designers may choose to implement protection against longer duration surge transients. 图 28 suggests two circuit designs providing protection against short and long duration surge transients. 表 3 lists the bill of materials for the external protection devices.



Application Information (接下页)

注

The unit of the pulse-power changes from kW to MW, thus making the power of the 500-V surge transient almost dropping off the scale.






图 26. Power Comparison of ESD, EFT, and Surge Transients

In the case of surge transients, high-energy content is signified by long pulse duration and slow decaying pulse power.

The electrical energy of a transient that is dumped into the internal protection cells of the transceiver is converted into thermal energy. This thermal energy heats the protection cells and literally destroys them, thus destroying the transceiver. 图 27 shows the large differences in transient energies for single ESD, EFT, and surge transients as well as for an EFT pulse train, commonly applied during compliance testing.




图 27. Comparison of Transient Energies

TEXAS INSTRUMENTS

Application Information (接下页)

表 3. List of Components

DEVICE	FUNCTION	ORDER NUMBER (1)	MANUFACTURER
XCVR	5-V, 1-Mbps RS-485 Transceiver	THVD1505DR	TI
R1, R2	10-Ω, Pulse-Proof Thick-Film Resistor	CRCW0603010RJNEAHP	Vishay
TVS	Bidirectional 400-W Transient Voltage Suppressor	CDSOT23-SM712	Bourns
TBU1, TBU2	Bidirectional 200mA Transient Blocking Unit	TBU-CA-065-200-WH	Bourns
MOV1, MOV2	200-mA Transient Blocking Unit 200-V, Metal-Oxide Varistor	MOV-10D201K	Bourns

(1) See Third Party Disclaimer




图 28. Transient Protections Against Surge Transients

The left circuit shown in $\ 28$ provides surge protection of 1-kV transients, while the right protection circuits can withstand surge transients of 5 kV.



9.2 Typical Application

Many RS-485 networks use isolated bus nodes to prevent the creation of unintended ground loops and their disruptive impact on signal integrity. An isolated bus node typically includes a micro controller that connects to the bus transceiver through a multi-channel, digital isolator (图 29).




图 29. Isolated Bus Node With Transient Protection

9.2.1 Design Requirements

Example Application: Isolated Bus Node with Transient Protection

- RS-485-compliant bus interface.
- Galvanic isolation of both signal and power supply lines.
- Able to withstand surge transients up to 1 kV (per IEC 61000-4-5).
- Full control of data flow on bus in order to prevent contention (for half-duplex communication).

9.2.2 Detailed Design Procedure

Power isolation is accomplished using the push-pull transformer driver SN6501, a low-cost LDO and TLV70733.

Signal isolation uses the quadruple digital isolator ISO7741. Notice that both enable inputs, EN1 and EN2, are pulled-up via 4.7-k Ω resistors to limit input currents during transient events.

While the transient protection is similar to the one in \(\bar{\text{\text{\$\geq}}} 28 \) (left circuit), an additional high-voltage capacitor diverts transient energy from the floating RS-485 common further towards protective earth (PE) ground. This diversion is necessary as noise transients on the bus are usually referred to Earth potential.

R_{VH} refers to a high-voltage resistor, and in some applications even a varistor. This resistance is applied to prevent charging of the floating ground to dangerous potentials during normal operation.

Occasionally varistors are used instead of resistors in order to rapidly discharge C_{HV} , if expected that fast transients might charge C_{HV} to high-potentials.

Typical Application (接下页)

Note that the PE island represents a copper island on the PCB for the provision of a short, thick Earth wire connecting this island to PE ground at the entrance of the power supply unit (PSU).

In equipment designs using a chassis, the PE connection is usually provided through the chassis itself. Typically the PE conductor is tied to the chassis at one end while the high-voltage components, C_{HV} and R_{HV} , are connecting to the chassis at the other end.

9.2.3 Application Curve




图 30. Waveforms at 1 Mbps Operation, PRBS7 Data Pattern




图 31. Waveforms at 1 Mbps Operation, Clock Data Pattern



10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100-nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

TEXAS INSTRUMENTS

11 Layout

11.1 Layout Guidelines

11.1.1 Design and Layout Considerations For Transient Protection

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use Vcc and ground planes to provide low inductance. Note that high frequency currents follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transients currents to divert from the signal path to reach the protection device.
- Apply 100 to 220-nF decoupling capacitors as close as possible to the V_{CC} pins of transceiver and UART or controller ICs on the board.
- 5. Use at least two vias for V_{CC} and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Use 1 to 10-k pull-up or pull-down resistors for enable lines to limit noise currents in theses lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
 - While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metaloxide varistors (MOVs) which reduce the transients to a few-hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to about 200 mA.

11.2 Layout Example




图 32. THVD1505 Layout Example



12 器件和文档支持

12.1 器件支持

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 商标

E2E is a trademark of Texas Instruments.

12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
THVD1505DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1505	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD1505DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD1505DR	SOIC	D	8	2500	356.0	356.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司