www.ti.com.cn ZHCSAC1 – SEPTEMBER 2012

# 四通道时间测量单元 (TMU)

查询样品: THS789

### 特性

- 四个事件通道和同步通道
- 单槽准确度: 800ps
- 精度: 100ps
- 结果接口范围: 0s 至 7s
- 事件输入速率: 200MHz
- 高速串行主机处理器总线接口: 50MHz
- 每通道配备高速低压差分信令 (LVDS) 兼容串行结 果总线
- 温度传感器
- 3.3V 单电源

## 说明

THS789 是 THS788 的特性精简版本。

### 应用范围

- 自动测试设备
- 台式时间测量设备
- 雷达和声纳
- 医疗成像
- 质谱仪
- 核物理/粒子物理
- 激光距离测量
- 超声波流测量

THS789 是一款四通道定时测量单元 (TMU),此单元包括一个针对快速和准确测量的时间数字转换器 (TDC) 架构。 TMU 能够提供少于 800ps 的单槽精度。 TDC 有 13ps 分辨率 (LSB),此分辨率取自一个频率为 200MHz 的外部主时钟。 它使用快速 LVDS 兼容接口用于它所有的时间输入和串行结果输出,这样可实现快速和可靠数据传输。 每个通道能够处理最大速度为 200MSPS 的时间戳。

通过使用单一速率计时,串行结果接口运行频率为 300Mhz。 事件通道可被设定为在上升沿或下降沿采用时间戳。通过一个 50MHz LVCOMS 接口可实现主机编程。

THS789 采用薄型四方扁平封装 (TQFP)-100,在此类封装顶部有一个散热块以使散热更加简便。 此器件使用德州 仪器 (TI) 的 RF SiGe 工艺技术制造,从而在低功耗的前提下实现最大的定时准确度。

### Table 1. PACKAGE/ORDERING INFORMATION(1)

TEMPERATURE	PACKAGE	ORDERABLE PART NUMBER		TOP-SIDE MARKING
0°C to 70°C	PFD	THS789PFD	Tray, 90	THS789PFD

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### TMU BLOCK DIAGRAM




Figure 1. TMU Block Diagram

ZHCSAC1 - SEPTEMBER 2012



ABSOLUTE MAXIMUM RATINGS

**NSTRUMENTS** 

over operating junction temperature range (unless otherwise noted)

			VALUE	UNIT
V <sub>CC</sub>			4	V
	Analog I/O to 0	GND <sup>(1)</sup>	-0.3 to VCC + 0.3	V
	Digital I/O to G	SND	-0.3 to VCC + 0.3	V
TJ	Maximum junc	tion temperature <sup>(2)</sup>	150	°C
T <sub>stg</sub>	Storage tempe	erature	150	°C
	ECD matin ma	НВМ	2000	
	ESD ratings	CDM	250	V

- (1) LVDS outputs are not short-circuit-proof to GND.
- (2) The THS789 has an automatic power shutdown at 140°C, typical.

### **POWER CONSUMPTION**

Typical conditions are at 55°C junction temperature,  $V_{CC} = 3.3 \text{ V}$ 

CONDITION	CURREN	Г	LINIT
CONDITION	TYP	MAX	UNIT
Four channel current	925	1236	mA

### RECOMMENDED OPERATING CONDITIONS

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3.135		3.465	V
$T_{J}$	Junction temperature	0		105	°C
	MCLOCK frequency		200		MHz

### THERMAL INFORMATION

		THS789	
	THERMAL METRIC <sup>(1)</sup>	PFD	UNITS
		100 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	27.2 (60.2 without heat sink)	
$\theta_{\text{JCtop}}$	Junction-to-case (top) thermal resistance (3)	0.6	
θ <sub>JB</sub>	Junction-to-board thermal resistance (4)	6.8	°C/W
ΨЈТ	Junction-to-top characterization parameter (5)	0.6	
ΨЈВ	Junction-to-board characterization parameter (6)	6.8	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (7)	N/A	

- (1) 有关传统和新的热 度量的更多信息,请参阅*IC 封装热度量*应用报告, SPRA953<mark>。</mark>
- (2) 在 JESD51-2a 描述的环境中,按照 JESD51-7 的指定,在一个 JEDEC 标准高 K 电路板上进行仿真,从而获得自然 对流条件下的结至环境热阻。
- (3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳(顶部)的热阻。 不存在特定的 JEDEC 标准测试,但 可在 ANSI SEMI 标准 G30-88 中能找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明,通过 在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真,以获得结板热阻。
- (5) 结至顶部特征参数, ψ<sub>JT</sub>,估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中 描述的程序从仿真数据中 提取出该参数以便获得 θ<sub>JA</sub>。
- (6) 结至电路板特征参数,  $\psi_{JB}$ ,估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中 描述的程序从仿真数据中 提取出该参数以便获得  $\theta_{JA}$  。
- (7) 通过在外露(电源)焊盘上进行冷板测试仿真来获得 结至芯片外壳(底部)热阻。 不存在特定的 JEDEC 标准 测试,但可在 ANSI SEMI 标准 G30-88 中能找到内容接近的说明。





# **ELECTRICAL CHARACTERISTICS**

Typical conditions are at  $T_J = 55^{\circ}C$  and VCC = 3.3 V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TDC CHARACTERISTICS				,	
Time-measurement precision (LSB)			13.02		ps
Measurement accuracy after calibration, mean		-800		800	ps
Single-event accuracy, one sigma				800	ps
Time-measurement temperature coefficient			0.1		ps/°C
Time-measurement voltage coefficient			±30		ps/V
Event input rate				200	MHz
Minimum event pulse duration		250			ps
Turnon time (ready to take timestamp)				250	μs
MASTER CLOCK CHARACTERISTICS				,	
Frequency			200		MHz
Duty cycle		0.4		0.6	
Jitter				3	ps rms
HIGH-SPEED LVDS INPUTS: MCLK, Event, SYNC				,	
Differential input voltage	100–Ω termination, line-to-line	200	350	500	mV
Common-mode voltage			1.25		V
Peak voltage, either input		0.6		1.7	V
Input capacitance			1		pF
HIGH-SPEED LVDS OUTPUTS: Rdata, Rstrobe, RC	LK				
Differential output voltage	100–Ω termination, line-to-line	250	325	400	mV
Common-mode voltage		1.125	1.28	1.375	V
Rise time/fall time	20%/80%		250		ps
Output resistance			40		Ω
TEMPERATURE SENSOR DC CHARACTERISTICS					
Output voltage	$T_J = 65^{\circ}C$		1.69		V
Output voltage temperature slope			5		mV/°C
Max capacitive load		30			рF
Max resistive load				10	kΩ
OVERTEMPERATURE ALARM DC CHARACTERIS	TICS	·			
Trip point	Active-low pulldown		141		°C
Leakage current	Temperature < trip point		1		μΑ
Output voltage, low	I <sub>sink</sub> = 1 ma			0.2	V
OUTPUT INTERFACE TIMING					
RCLK duty cycle		45%	50%	55%	
Rdata/Rstrobe to RCLK setup time	300 MHz	1.4			ns
Rdata/Rstrobe to RCLK hold time	300 MHz	1.5			ns

www.ti.com.cn ZHCSAC1 – SEPTEMBER 2012

### **HOST SERIAL INTERFACE DC CHARACTERISTICS**

over operating junction temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
$V_{IH}$	High-level input voltage		0.7 × VCC	VCC + 0.5	٧
$V_{IL}$	Low-level input voltage		GND - 0.3	0.3 × VCC	٧
$V_{OH}$	High-level output voltage		VCC - 0.5	VCC + 0.3	V
$V_{OL}$	Low-level output voltage		0	0.4	V
I <sub>lkg</sub>	Leakage current			1	μΑ

### **HOST SERIAL INTERFACE AC CHARACTERISTICS**


over operating junction temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HCLK frequency				50	MHz
Rise and fall times				3.5	ns
HCLK duty cycle		40%	50%	60%	
Hstrobe high period between two consecutive transactions		40			ns
Hstrobe low to HCLK high setup		5			ns
HCLK high to Hstrobe high hold time		5			ns
Hdata in to HCLK high setup		5			ns
Hdata in to HCLK high hold time		5			ns
HCLK falling edge to Hdata out (L or H)	C <sub>L</sub> = 20 pF	3.25			ns
HCLK falling edge to Hdata out (H or L)	C <sub>L</sub> = 20 pF	3.25			ns



### **DEVICE INFORMATION**

### **PIN ASSIGNMENT**



Note: Pin 1 indicator is symbolized with a white dot, and is located near pin 1 corner.

Figure 2. Pinout Diagram



### **PIN FUNCTIONS**

	PIN	FINTONCTIONS	
NAME	NO.	FUNCTION	DESCRIPTION
EventA	68	LVDS-compatible input	Positive event input for channel A
EventA	66	LVDS-compatible input	Negative event input for channel A
EventB	61	LVDS-compatible input	Positive event input for channel B
EventB	63	LVDS-compatible input	Negative event input for channel B
EventC	8	LVDS-compatible input	Positive event input for channel C
EventC	10	LVDS-compatible input	Negative event input for channel C
EventD	15	LVDS-compatible input	Positive event input for channel D
EventD	13	LVDS-compatible input	Negative event input for channel D
GND	1, 2, 11, 12, 21, 25, 32, 35, 37, 39, 42, 55, 64, 65, 74, 75, 82, 84, 85, 87, 89, 92, 94	Ground	Chip ground
HCLK	34	LVCMOS input	Host serial-interface clock
Hdata	33	LVCMOS I/O	Host serial-interface data I/O
Hstrobe	41	LVCMOS input	Host serial-interface chip select
MCLK	19	LVDS-compatible input	Positive master-clock input
MCLK	20	LVDS-compatible input	Negative master-clock input
NC	3–6, 9, 14, 17, 18, 26, 50, 54, 59, 62, 67, 70–73, 76, 100	No connect	Physically not connected to silicon
OT_ALARM	53	Open-drain output	Overtemperature alarm
RCLK	45	LVDS-compatible output	Positive result-interface clock
RCLK	44	LVDS-compatible output	Negative result-interface clock
RdataA	78	LVDS-compatible output	Positive result-data output for channel A
RdataA	79	LVDS-compatible output	Negative result-data output for channel A
RdataB	49	LVDS-compatible output	Positive result-data output for channel B
RdataB	48	LVDS-compatible output	Negative result-data output for channel B
RdataC	98	LVDS-compatible output	Positive result-data output for channel C
RdataC	97	LVDS-compatible output	Negative result-data output for channel C
RdataD	27	LVDS-compatible output	Positive result-data output for channel D
RdataD	28	LVDS-compatible output	Negative result-data output for channel D
Reserved	23, 24, 90, 91	Engineering or test pins	Connect to VCC
Reset	51	LVCMOS input	Chip reset, active-low
RstrobeA	80	LVDS-compatible output	Positive strobe signal for channel A
RstrobeA	81	LVDS-compatible output	Negative strobe signal for channel A
RstrobeB	47	LVDS-compatible output	Positive strobe signal for channel B
RstrobeB	46	LVDS-compatible output	Negative strobe signal for channel B
RstrobeC	96	LVDS-compatible output	Positive strobe signal for channel C
RstrobeC	95	LVDS-compatible output	Negative strobe signal for channel C
RstrobeD	29	LVDS-compatible output	Positive strobe signal for channel D
RstrobeD	30	LVDS-compatible output	Negative strobe signal for channel D
SYNC	57	LVDS-compatible input	Positive input for sync channel
SYNC	56	LVDS-compatible input	Negative input for sync channel
TEMP	52	Analog output	Die temperature
VCC	7, 16, 22, 31, 36, 38, 40, 43, 58, 60, 69, 77, 83, 86, 88, 93, 99	Power supply	Positive supply, nominal 3.3 V



#### **THS789 CIRCUIT FEATURES**

The THS789 time-measurement unit (TMU) includes four measurement channels plus a synchronization channel optimized to make high-accuracy time-interval measurements. The following is a brief description of the various circuit blocks and how they interact to make and process the time measurements.

### Counter, Latches, Clock Multiplier

The center of the TMU is a master synchronous counter which counts continuously at a rate of 1.2 GHz. This is the master timing generator for the whole TMU and defines the basic timing interval of 833 ps, which is further subdivided with Interpolator circuitry. The output bits of the counter are connected to five sets of latches, which can latch and hold the counter state on command from each of the channels. In this way, when an event occurs, the counter time is recorded in the particular channel's latches. The latch output is converted to CMOS levels and passed to the respective channel's FIFO buffer, which is 15 samples deep. The counter 1.2-GHz clock is derived from the MCLK input to the TMU at 200 MHz. This MCLK input is critical to the accuracy of the TMU, and any error in frequency is reflected as errors in time measurement. Likewise, jitter propagates to the counter and other circuits and adds noise to the measurement accuracy. The 200-MHz clock is the input to a clock multiplier. The clock multiplier uses delay-lock loop (DLL) techniques and combinatorial logic to construct a six-times clock from the reference input. This 1.2-GHz clock is passed to a high-power clock buffer, which drives all the circuitry in the master counter and many other circuits in the TMU.

#### Channels, Interpolator

There are four event channels and one sync channel. The event channels are identical, and the sync channel contains most of the event channel circuitry, but without a FIFO. An input pulse to the sync channel serves as the reference time zero for the TMU. An event input to a channel is compared to the sync time reference, and the time delay is calculated as the time difference modified by a calibration value. An event input follows the following signal path: the event input edge sets a fast latch (hit latch). The output of the latch is current-buffered and applied to the interpolator. The interpolator uses DLL techniques to subdivide the counter interval of 833 ps into 64 time intervals of 13 ps each. A large array of fast latches triggered by the hit latch captures the state of the 64 time intervals and logically determines 6 bits of timing data based on where the event occurred in the 833-ps clock interval. These 6 bits are latched and eventually passed to the FIFO, where they become the LSBs of the time-to-data conversion. A synchronizer circuit is also connected to the 64-latch array and removes the possible timing ambiguity between the 64 latches and the master counter. This takes a few 1.2-GHz clock pulses. When this process is complete, a pulse occurs which captures the master counter bits into the channel latches. A subsequent pulse loads all the bits from the interpolator and the counter into the channel FIFO. While this is happening, the hit latch is being reset, and the channel is prepared to accept another event edge. This process is fast enough to accept and measure event edges as close together as 5 ns.

#### **FIFO**

Each event channel contains a 15-deep, 40-bit-wide FIFO, which allows for rapid accepting and measurement of event inputs and a user-defined data-output rate of those measurements.

### Calibration, ALU, Tag, Shifter

The output of the FIFO is controlled by the shifter, which is a free-running parallel-to-serial register. The shifter generates a load pulse, which transfers the data in the FIFO output into an arithmetic logic unit, which does the sync time and calibration time subtractions and then parallel-loads the result into the output serial register. An LVDS output buffer outputs the clock, data, and strobe signals to transfer the time-measurement data to the user. A TAG bit is appended to the leading edge of the data word. Currently the TAG feature is not implemented. The bit will always be 0 representing data.

### Serial Interface, Temperature, Overhead

The TMU functions and options are controlled and read out by a serial interface built in CMOS logic that can operate up to 50 MB/s. There is one central controller which then drives registers, counters, etc., in each channel. A temperature sensor is located central to the chip and outputs a voltage proportional to the chip temperature. If the chip temperature rises above 141°C, the TMU powers down and outputs an overtemperature alarm signal. The TMU does not restart without a command through the serial interface. A bias circuit provides a regulated current bias and voltage reference for the TMU. The serial controller sequences some of the bias circuits to account for some acquisition times, and thereby, turns on the TMU.

www.ti.com.cn ZHCSAC1 – SEPTEMBER 2012

#### **Host Processor Bus Interface**

The THS789 includes a high-speed serial interface to a host processor. The host interface is used for writing or reading registers that reside in the TMU chip. These registers allow configuration of the device functions. All registers are capable of both read and write operations unless otherwise stated.

#### **Serial Interface**

The TMU serial interface operates at speeds of up to 50 MHz. Register addresses are 8 bits long. Data words are 16 bits wide, enabling more-efficient interface transactions. The serial bus implementation uses three LVCMOS signals: HCLK, Hstrobe, and Hdata. The HCLK and Hstrobe signals are inputs only, and the Hdata signal is bidirectional. The HCLK signal is not required to run continuously. Thus, the host processor may disable the clock by setting it to a low state after the completion of any required register accesses.

When data is transferred into the device, Hdata is configured as an input bus, and data is latched on a rising edge of HCLK. When data is transferred out of the part, Hdata is configured as an output bus, and data is updated on the falling edge of HCLK. Hstrobe is the control signal that identifies the beginning of a host bus transaction. Hstrobe must remain low for the duration of the transaction, and must go high for at least two clock cycles before another transaction can begin.

### Read vs Write Cycle

The first Hdata bit latched by HCLK in a transaction identifies the transaction type.

First Hdata bit = 1 for read; data flows out of the chip.

First Hdata bit = 0 for write; data flows into the chip.

### Parallel (Broadcast) Write

Parallel write is a means of allowing identical data to be transferred to more than one channel in one transaction. The second Hdata bit of a transaction indicates whether a parallel write occurs.

Second Hdata bit = 0; data goes to the selected channel.

Second Hdata bit = 1; data goes to all four channels.

#### **Address**

After the  $R/\overline{W}$  bit and the parallel write bit, the following 8 bits on the Hdata line contain the source address of the data word for a read cycle or the destination address of the data word for a write cycle. Address bits are shifted in MSB first, LSB last.

Third HCLK – Address Bit 7 (MSB)

Tenth HCLK – Address Bit 0 (LSB)

#### **Data**

The data stream is 16 bits long, and it is loaded or read back MSB first, LSB last. The timing for read and write cycles is different, as the drivers on Hdata alternate between going into high-impedance and driving the line.

#### Reset

Reset is an external hardware signal that places all internal registers and control lines into their default states. The THS789 resets after a power-up sequence (POR). Hardware reset is an LVCMOS active-low signal and is required to stay low for approximately 100 ns.

Reset places the TMU in a predetermined idle state at power on, and anytime the system software initializes the system hardware. In the idle state, the TMU ignores state changes on the Event inputs and never creates time stamps. The TMU is capable of switching within 250 µs from the idle state to a state that creates accurate time stamps.

#### Chip ID

Address (83h) is a read-only register that identifies the product and the die revision. The 16-bit register is divided into two 8-bit sections. The LSB represents the revision history and the MSB represents the last two digits of THS789 (i.e., 80). The first revision (1.0) is as follows:

1000 0000 0001.0000



#### Read Operations

Reading the THS789 registers via the host interface requires the following sequence:

The host controller initiates a read cycle by setting the host strobe signal, Hstrobe, to a low state. The serial Hdata sequence starts with a high R/W bit, followed by (either 1 or 0) for parallel-write bit and 8 bits of address, with most-significant bit (A7) first. The host controller should put the Hdata signal in the high-impedance state beginning at the falling edge of HCLK pulse 10. The THS789 allows one clock cycle, (r) for the host to reverse the data-channel direction and begins driving the Hdata line on the falling edge of HCLK pulse 12. The data is read beginning with the most-significant bit (D15) and ending with the least-significant bit (D0).

The host must drive Hstrobe to a high state for a minimum of two HCLK periods beginning at the falling edge of HCLK pulse 27 to indicate the completion of the read cycle. Figure 3 shows the timing diagram of the read operation.




Figure 3. Read Operation

### **Write Operations**

Writing into the THS789 registers via the host interface requires the following sequence:

After the Hstrobe line is pulled low (start condition), the R/W bit is set low, followed by a 0 for the parallel-write bit (single-register write), then the memory address (A7–A0) followed by the data (D15:D0) to be programmed. The next clock cycle (w) is required to allow data to be latched and stored at the destination address (or addresses in the case of a parallel write), followed by at least two dummy clock cycles during which the Hstrobe is high, indicating the completion of the write cycle. Figure 4 and Figure 5 show timing diagrams of write operations.




Figure 4. Write Operation

### Write Operations to Multiple Destinations

This is similar to the single-write operation except the parallel-load bit is set to 1.

www.ti.com.cn ZHCSAC1 – SEPTEMBER 2012




Figure 5. Write Operations to Multiple Destinations



# **REGISTER ADDRESS SPACE**

### Table 2. Channel-A Registers

Address (Hex)	Register	
00h–01h	Control register	R/W
02h-03h	Not used	NA
04h	Status registers	RO
05h	Not used	NA
06h	Not used	R/W
07h	Not used	R/W
08h	Not used	R/W
09h	Not used	R/W
0Ah	Not used	R/W
0Bh	Not used	R/W
0Ch	Positive edge sync and positive edge hit calibration register, 16 bits	R/W
0Dh	Positive edge sync and negative edge hit calibration register, 16 bits	R/W
0Eh	Negative edge sync and positive edge hit calibration register, 16 bits	R/W
0Fh	Negative edge sync and negative edge hit calibration register, 16 bits	R/W
10h-12h	Time stamp register, 40 bits	R
13h-1Fh	Not used	NA

### Table 3. Channel-B Registers

Address (Hex)	Register	
20h–21h	Control register	R/W
22h-23h	Not used	NA
24h	Status registers	RO
25h	Not used	NA
26h	Not used	R/W
27h	Not used	R/W
28h	Not used	R/W
29h	Not used	R/W
2Ah	Not used	R/W
2Bh	Not used	R/W
2Ch	Positive edge sync and positive edge hit calibration register, 16 bits	R/W
2Dh	Positive edge sync and negative edge hit calibration register, 16 bits	R/W
2Eh	Negative edge sync and positive edge hit calibration register, 16 bits	R/W
2Fh	Negative edge sync and negative edge hit calibration register, 16 bits	R/W
30h-32h	Time stamp register, 40 bits	R
33h-3Fh	Not used	NA

# Table 4. Channel-C Registers

Address (Hex)	Register	
40h–41h	Control register	R/W
42h-43h	Not used	NA
44h	Status registers	RO
45h	Not used	NA
46h	Not used	R/W
47h	Not used	R/W
48h	Not used	R/W
49h	Not used	R/W
4Ah	Not used	R/W
4Bh	Not used	R/W
4Ch	Positive edge sync and positive edge hit calibration register, 16 bits	R/W
4Dh	Positive edge sync and negative edge hit Calibration register, 16 bits	R/W
4Eh	Negative edge sync and positive edge hit Calibration register, 16 bits	R/W
4Fh	Negative edge sync and negative edge hit Calibration register, 16 bits	R/W
50h-52h	Time Stamp register, 40 bits	R
53h-5Fh	Not used	NA

# Table 5. Channel-D Registers

Addr (hex)	Register	
60h-61h	Control register	R/W
62h-63h	Not used	NA
64h	Status registers	RO
65h	Not used	NA
66h	Not used	R/W
67h	Not used	R/W
68h	Not used	R/W
69h	Not used	R/W
6Ah	Not used	R/W
6Bh	Not used	R/W
6Ch	Positive sync edge and positive hit edge, calibration register, 16 bits	R/W
6Dh	Positive sync edge and negative hit edge, calibration register, 16 bits	R/W
6Eh	Negative sync edge and positive hit edge, calibration register, 16 bits	R/W
6Fh	Negative sync edge and negative hit edge, calibration register, 16 bits	R/W
71h-73h	Time stamp register, 40 bits	R
74h-7Fh	Not used	NA

# **Table 6. Central Registers**

Addr (hex)	Register	
80h	Control register	R/W
81h	Control register	R/W
82h	Status register	RO
83h	Chip ID	RO
84h	Test key register	R/W
85h	Test1	R/W
86h	Test2	R/W
87h	Reserved	R/W
88h	Reserved	R/W

### **REGISTER MAP DETAIL**

### Table 7. Channel A

Reg Addr	Reg. Name		Word/Bit								Default Value							
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
00h	Control	X	Х	0	0	0	0	Х	Х	Х	0	0	0	0	Pol_A	ChA_IP_En	En_ChA	0000h
01h	Control	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	Χ	Χ	Χ	Χ	0	0000h
04h	Status	X	X	X	X	X	X	X	X	X	X	X	FIFO_Empty_A	FIFO_Full_A	X	X	DLL_Lock_A	0000h
06h	Reserved	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Χ	0000h
0Ch	Calibration:Pos Sync EdgePos Event Edge	D15	D14	D13	D12	D11	D10	60	D8	D7	90	D2	D4	D3	D2	10	DO	0000h
0Dh	Calibration:Pos Sync EdgeNeg Event Edge	D15	D14	D13	D12	D11	D10	60	80	D7	90	D2	D4	D3	D2	70	DO	0000h
0Eh	Calibration:Neg Sync EdgePos Event Edge	D15	D14	D13	D12	D11	D10	60	D8	D7	9Q	D5	D4	D3	D2	10	DO	0000h
0Fh	Calibration:Neg Sync EdgeNeg Event Edge	D15	D14	D13	D12	D11	D10	60	D8	D7	90	D5	D4	D3	D2	D1	D0	0000h
10h	Time stamp	D15	D14	D13	D12	D11	D10	60	D8	D7	90	D5	D4	D3	D2	10	DO	0000h
11h		D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	0000h
12h		0	0	0	0	0	0	0	0	D39	D38	D37	D36	D35	D34	D33	D32	0000h

### Table 8. Channel B

Reg. Addr.	Reg. Name	me Word/Bit														Default Value		
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
20h	Control	Х	Х	0	0	0	0	Х	Х	Х	0	0	0	0	Pol_B	ChB_IP_En	En_ChB	0000h
21h	Control	Х	Χ	Х	Χ	Х	Х	Χ	Χ	Χ	Χ	0	Х	Χ	Χ	Χ	0	0000h
24h	Status	X	X	X	X	X	X	X	X	X	X	X	FIFO_Empty_B	FIFO_Full_B	X	X	DLL_Lock_B	0000h
26h	Reserved	Х	Χ	Х	Χ	Х	Х	Х	Χ	Χ	Χ	Х	Х	Х	Χ	Χ	Х	0000h
2Ch	Calibration:Pos Sync EdgePos Event Edge	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0000h
2Dh	Calibration:Pos Sync EdgeNeg Event Edge	D15	D14	D13	D12	D11	D10	D3	D8	D7	D6	D5	D4	D3	D2	10	00	0000h
2Eh	Calibration:Neg Sync EdgePos Event Edge	D15	D14	D13	D12	D11	D10	60	D8	D7	90	D2	D4	D3	D2	10	8	0000h
2Fh	Calibration:Neg Sync EdgeNeg Event Edge	D15	D14	D13	D12	D11	D10	60	D8	D7	90	D2	D4	D3	D2	10	8	0000h
30h	Time stamp	D15	D14	D13	D12	D11	D10	60	D8	D7	9Q	D5	D4	D3	D2	D1	00	0000h
31h		D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	0000h
32h		0	0	0	0	0	0	0	0	D39	D38	D37	D36	D35	D34	D33	D32	0000h



### Table 9. Channel C

Reg. Addr.	Reg. Name	Word/Bit													Default Value			
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
40h	Control	X	Х	0	0	0	0	Х	Х	Х	0	0	0	0	Pol_C	ChC_IP_En	En_ChC	0000h
41h	Control	Х	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	0	Χ	Χ	Χ	Χ	0	0000h
44h	Status	Х	Х	Х	X	X	X	X	X	X	Х	Х	FIFO_Empty_C	FIFO_Full_C	X	Х	DLL_Lock_C	0000h
46h	Reserved	Х	Х	Х	Χ	Х	Χ	Х	Χ	Χ	Χ	Х	Х	Х	Х	Х	Χ	0000h
4Ch	Calibration:Pos Sync EdgePos Event Edge	D15	D14	D13	D12	D11	D10	D3	D8	D7	D6	D5	D4	D3	D2	D1	DO	0000h
4Dh	Calibration:Pos Sync EdgeNeg Event Edge	D15	D14	D13	D12	D11	D10	60	D8	D7	90	D2	D4	D3	D2	10	8	0000h
4Eh	Calibration:Neg Sync EdgePos Event Edge	D15	D14	D13	D12	D11	D10	60	D8	D7	90	D2	D4	D3	D2	10	8	0000h
4Fh	Calibration:Neg Sync EdgeNeg Event Edge	D15	D14	D13	D12	D11	D10	D9	D8	D7	9Q	D5	D4	D3	D2	10	DO	0000h
50h	Time Stamp	D15	D14	D13	D12	D11	D10	6Q	D8	D7	9Q	D5	D4	D3	D2	10	00	0000h
51h		D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	0000h
52h		0	0	0	0	0	0	0	0	D39	D38	D37	D36	D35	D34	D33	D32	0000h

### Table 10. Channel D

Reg. Addr.	Reg. Name								Wor	d/Bit	t							Default Value
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
60h	Control	X	Х	0	0	0	0	Х	Х	Х	0	0	0	0	Pol_D	ChD_IP_En	En_ChD	0000h
61h	Control	Х	Х	Х	Χ	Х	Χ	Х	Χ	Χ	Χ	0	Х	Χ	Χ	Х	0	0000h
64h	Status	Х	Х	Х	Х	X	X	Х	X	Х	Х	Х	FIFO_Empty_D	FIFO_Full_D	X	X	DLL_Lock_D	0000h
66h	Reserved	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0000h
6Ch	Calibration:Pos Sync EdgePos Event Edge	D15	D14	D13	D12	D11	D10	60	D8	D7	9Q	D5	D4	D3	D2	5	DO	0000h
6Dh	Calibration:Pos Sync EdgeNeg Event Edge	D15	D14	D13	D12	D11	D10	60	D8	D7	9G	D5	D4	D3	D2	5	DO	0000h
6Eh	Calibration:Neg Sync EdgePos Event Edge	D15	D14	D13	D12	D11	D10	60	D8	D7	90	D2	D4	D3	D2	70	DO	0000h
6Fh	Calibration:Neg Sync EdgeNeg Event Edge	D15	D14	D13	D12	D11	D10	D9	D8	D7	9Q	D5	D4	D3	D2	10	DO	0000h
70h	Time Stamp	D15	D14	D13	D12	D11	D10	60	D8	D7	D6	D5	D4	D3	D2	10	D0	0000h
71h		D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	0000h
72h		0	0	0	0	0	0	0	0	D39	D38	D37	D36	D35	D34	D33	D32	0000h



# **Table 11. Central Registers**

Reg. Addr.	Reg. Name	Word/Bit															Default Value	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
80h	Control	RCLK_En	PWR_DN	Sync_IP_En	Sync_TS_Pol	RST_OT_ALM	OT_En	1	0	1	0	0	0	0	0	RESET	Test_En	0000h
81h	Control	Х	Х	Х	Х	Х	Х	X	X	X	X	X	Х	Quiet_Mod	CNT_Rng1	CNT_Rng0	Х	0000h
82h	Status	X	X	X	X	Х	X	X	X	Х	Х	X	X	DLL_Lock_1G2	DLL_Lock_Sync	OT_ALM	TMU_Ready	0000h
83h	Chip ID	ID	ID	ID	ID	ID	ID	ID	ID	Rev	Rev	Rev	Rev	Rev	Rev	Rev	Rev	8010h

# Table 12. Control and Status Register Descriptions for All Channels (X)

Register	Bit	Name	Function	LogicState	Description
	0	En ChX	Enable or disable channel X by powering down the	0	Channel is disabled
00h	U	EII_CIIX	channel. Time to enable a channel is 200 µs.	1	Channel is enabled
20h	4	ChX IP EN	Enables or disables the input of channel X. Events are	0	Input is disabled
40h	'	CIIX_IP_EIN	prevented from entering a channel.	1	Input is enabled
60h	2	Dol V	Defines the polarity of the event inputX for the upcoming	0	Positive edge
	2 P	Pol_X	time stamp generation.	1	Negative edge



# Table 13. Control and Status Register Descriptions for All Channels (X)

Register	Bit	Name	Function	Logic State	Description
	0	Reserved	Reserved	х	
01h	1	Unused	Unused	х	
21h	2	Unused	Unused	х	
41h	3	Unused	Unused	х	
61h	4	Unused	Unused	х	
	5	Reserved	Reserved	0	
	0	DII Look V	Indicates the DLL leak status for shapped V	0	DLL locked
	U	DLL_Lock_X	Indicates the DLL lock status for channel X.	1	DLL not locked
04h	2	Reserved	Reserved	х	
24h 44h		FIFO FULLY	Indicates that the FIFO is full. Time stamps arriving	0	FIFO not full
64h	3	FIFO_Full_X	while FIFO is full are lost.	1	FIFO full
	4	FIFO Frank, V	Indicates that the FIFO is example.	0	FIFO not empty
	4 FIFO_Empty_X	Indicates that the FIFO is empty.	1	FIFO empty	

## Table 14. Central Control and Status Registers Description

Register	Bit	Name	Function	Logic State	Description
		TECT F	Enghles on disables forten that restings	0	Disabled
	0	TEST_En	Enables or disables factory test routines.	1	Enabled
	4	RESET	Depart the device Device is fully exerctional ofter 250 up	0	
	1	RESET	Reset the device. Device is fully operational after 250 µs.	1	Reset
	2	Reserved	Reserved	0	
	3	Reserved	Reserved	0	
	4	Reserved	Reserved	0	
	5	Reserved	Reserved	0	
	6	Reserved	Reserved	0	
	7	Reserved	Reserved	1	
	8	Reserved	Reserved	0	
0.01-	9	Reserved	Reserved	1	
80h	40	OT 5*		0	Disabled
	10	OT_En	Enables or disables the over temperature alarm circuits.	1	Enabled
	44	DCT OT ALM	Decete the temperature clare	0	
	11	RST_OT_ALM	Resets the temperature alarm.	1	Reset alarm state
	10	CVNC TO Dal	Defines the polarity of the Sync input for the upcoming	0	Positive edge
	12	SYNC_TS_Pol	time stamp generation.	1	Negative edge
	13	SYNC IP ENI	Enghles or dischles the supe shannel	0	Sync disabled
	13	STINC_IP_EINI	Enables or disables the sync channel	1	Sync enabled
	1.1	DWD DN	Devers down the device	0	Powered up
	14	PWR_DN	Powers down the device	1	Powered down
	15	BCLK En	Enables RCLK	0	Disabled
	15	RCLK_En	Eliables KOLK	1	Enabled
	1	Reserved	Reserved	1	
016	2	Reserved	Reserved	1	
81h	2	Oviet Med	It disables the RCLK and digital clks internal during time	0	Normal mode
	3	Quiet_Mod	stamp process. Allows for only 16 time stamps.	1	Quiet mode



### Table 14. Central Control and Status Registers Description (continued)

Register	Bit	Name	Function	Logic State	Description
	0	TMIL Doody	Indicates that the internal clks, coarse counter and Sync	0	Device is not ready
	U	TMU_Ready	channel are operational.	1	Device is ready
	4	OT ALM	Over temperature alarm. Indicates that the junction	0	No alarm
82h	ı	OT_ALM	temperature is 140°C.	1	Alarm is enabled
0211	0	Did Look Comp	Indicates the Core showed DIII less status	0	DLL is locked
	2	DLL_Lock_Sync	Indicates the Sync channel DLL lock status.	1	DLL is not locked
	0	DIL Lock 400	Indicates the leaf status of the 4 OCI In internal all.	0	DLL is locked
	3	DLL_Lock_1G2	Indicates the lock status of the 1.2GHz internal clk.	1	DLL is not locked

### **Event Latches**

A selectable rising or falling edge of an event pulse sets the latch. The latch remains set until the interpolator has finished processing the event, at which time the interpolator resets the latch. The latch, however, does not accept another event pulse until the event input returns to its initial state and remains for the initial event-pulse duration. Any event transitions which occur before the interpolator has completed processing the previous event are ignored. For example, assume that *rising edge* is selected. Two rising edges can occur as quickly as 5 ns apart. The falling edge can occur anywhere from 250 ps after the rising edge to 250 ps before the next rising edge. Any other edges or glitches are ignored.

### **Additional Features**

#### **FIFO**

Time stamps are written to a FIFO at high speed and read for further processing at a lower speed before being sent to the result interface. This FIFO is 15 bits deep and 40 bits wide. There are four FIFOs in THS789, one for each channel. There are two status registers (FIFO\_Full\_x and FIFO\_Empty\_x), which are set when a FIFO reaches its full capacity and when it is empty, respectively.

### Serial-Results Interface and ALU

Time stamps are taken and loaded into the FIFO as events occur. Time stamps are mathematically processed by an arithmetic logic unit (ALU) which calculates the difference between the event and the sync time stamps and factors in the appropriate calibration value from the calibration register. The ALU operates on the data as it is read out of the FIFO and sent out through the serial-results interface. The serial-results interface controls the output of the FIFO.

#### Serial-Results Interface


The TMU captures time-stamp results and sends them to external logic using an LVDS serial-results port. The serial-results port consists of a clock signal (RCLK), four strobe signals (Rstrobex) and four data signals (Rdatax). The Rstrobex signal indicates that a time-stamp data transfer is about to begin for the corresponding channel.

The Results transfer format is 2s complement, and is 40 bits in length. This represents a time range of -7.158 to 7.158 seconds.

#### **Result-Interface Operation**

The TMU initiates a read cycle by setting the strobe signal, Rstrobe, to a low state, indicating that the data transfer is about to begin. The serial Rdata sequence starts with a TAG bit, followed by the 40-bit data (R0 to R39). R39 (MSB) is the sign bit. Following the last data bit (R39), the strobe signal (Rstrobe) goes high for two clock cycles, indicating the end of the transaction.

The data is clocked out of the TMU on the rising edge of RCLK. The receiving device clocks the data in on the rising edge of RCLK. Figure 6 shows a 40-bit result on the result interface.



T0428-01

Figure 6. Result-Interface Operation A

Note: In the preceding diagrams, only RCLK P is drawn in order to indicate the correct edge with respect to data.

### **Serial Results Latency**

The event stored in the FIFO will be transferred to ALU and subsequently to the free running results data shift register when the shift register enters a load pulse. The load pulse is generated once per ALU/shift register processing cycle. The load pulse will trigger the ALU and transfer result to the parallel to serial shift register for output. The cycle time of the load pulse is dependent upon the depth of the result transfer register and data rate. Since the results parallel to serial register is free running, the load pulse will be asynchronous to the actual event. So, the latency will depend upon where in the current cycle the load pulse occurred relative to the event being captured into the FIFO.



The worst case for data to be output from serial bus:

$$T_{\text{event}} + 5(R_{\text{clkcycles}}) + (R_{\text{datalenqth}} + 3) \times R_{\text{clkcycles}} + (R_{\text{datalenqth}} + 3) \times R_{\text{clkcycles}}$$
 (1)

The best case for data to be output from serial bus:

$$T_{\text{event}} + 5(R_{\text{clkcycles}}) + (R_{\text{datalength}} + 3) \times R_{\text{clkcycles}}$$
 (2)

Where:

 $T_{event} = 5$  ns (minimum repeat capture time)

5(R<sub>clkcvcles</sub>) = number cycles for FIFO to ALU to Shift register

R<sub>clkcvcles</sub> is period of R<sub>CLK</sub> data = 300 MHz, SDR = 3.33 ns

R<sub>datalength</sub> = number of results bits = 40 for THS789

In the case where  $R_{CLK} = 300 \text{ MHz}$ , with 40-bit serial result:

Min Latency = 
$$5 \text{ ns} + 17 \text{ ns} + (40 + 3) \times 3.33 \text{ ns} = 165 \text{ ns}$$
 (3)

Max Latency = 
$$5 \text{ ns} + 17 \text{ ns} + (40 + 3) \times 3.33 \text{ ns} + (40 + 3) \times 3.33 \text{ ns} = 308 \text{ ns}$$
 (4)

#### **NOTE**

The THS789 was intended for sync-event, event, event, sync-event ... processing. However, some applications desire the use of a sync pulse that is a fixed period. During a sync period, there could be multiple events, or no events. The TMU can be used effectively for this scenario as well.

For applications using the THS789 in this fashion, it is important to consider the uncertainty that is introduced by the load pulse timing. Since the load pulse is free running and asynchronous to any events, the latency will vary based on this timing. Additionally, the load pulse is the mechanism that will cause the ALU to grab the current sync value for the result calculation.

If an event is in the FIFO, waiting for the load pulse and a new sync occurs, the ALU will use the new sync value for calculating the result. In this case, the event would precede the sync resulting in a negative result. The system could then offset the result by one sync cycle as the result is negative, indicating that is was captured during a prior sync cycle.

#### **TMU Calibration**

The TMU calibration process is identical to a normal TMU time-stamp measurement. The process involves measuring a known interval and calculating the difference between the measured value and the actual value. The result is then stored into calibration registers inside the TMU. The TMU takes the stored calibration values and corrects the subsequent time-stamp measurements.

There are four calibration registers for each channel. These are identified as follows:

- A calibration register for positive sync edge and positive event edge
- A calibration register for positive sync edge and negative event edge
- A calibration register for negative sync edge and positive event edge
- A calibration register for negative sync edge and negative event edge

Calibration due to temperature changes following the initial system calibration may be required if temperature variations are significant.

### **Temperature Sensor**

A temperature sensor has been located centrally in the THS789 device for monitoring the die temperature. There are two monitor outputs for this feature. An analog voltage proportional to the die temperature is presented at the TEMP pin. Also, an overtemperature alarm output is available at the OT\_ALARM pin. The overtemperature alarm (OT\_ALARM) is an open-drain output that is activated when the die temperature reaches 141°C.

The overtemperature alarm sets a register bit (OT\_ALM) in the central register and may be accessed through the serial interface.

www.ti.com.cn ZHCSAC1 – SEPTEMBER 2012

The overtemperature alarm initiates an automatic power down to prevent overheating of the device. The digital blocks remain functional when in automatic power down. Following a power down, the user is required to reset OT\_ALM using the serial interface. A register bit (RST\_OT\_ALM) is used for this purpose.

The temperature-monitoring function and its associated overtemperature alarm circuit may be disabled by the user, using a register bit (OT\_EN). The default for the temperature-monitoring function is enabled.

OT EN = 1: Temperature-monitoring function is enabled.

OT EN = 0: Temperature-monitoring function is disabled.

### APPLICATION INFORMATION

### **BASIC THEORY OF OPERATION**

The THS789 is a high-speed, high-resolution time-measurement unit that measures the difference in time between a signal applied to an event channel and the signal applied to the sync channel. This difference is then transmitted to a result interface in the form of a digital word. Figure 7 shows an example of three time measurements.




Figure 7. Time-Measurement Example- With 8-Bit Words Triggered by Rising Edges

The previous time difference is calculated by an internal ALU that subtracts the time stamps created by the Event signal and the SYNC signal stored in a FIFO. These time stamps are performed by the TDC that is composed by the following: an interpolator, a synchronizer, a 34-bit counter, and a 1.2-GHz clock. It is important to note that the event and sync channels share the same TDC. When a valid edge is applied to the event channel, the TDC uses the value in the counter and stores it in the FIFO. Then the ALU uses the value of the event and the value of the sync, stored in the FIFO already, and subtracts them. After the operation is done, the final value is shifted out to the result interface for retrieval.

All the programming to the THS789 is achieved through an LVCMOS host-serial interface. With this interface, the user has the ability to set up the THS789 for time measurements. It also provides the user with different modes to retrieve the results.

Results are available through an LVDS-compatible high-speed serial interface. Data-word length and speed are programmable to cover a wide range of data rates. Each channel has it own output to maximize data throughput. All of the data ports (RdataA, -B, -C, and -D) are synchronized to a global clock.

### LVDS-COMPATIBLE I/Os

The Event, SYNC, and master-clock inputs are LVDS-compatible input receivers optimized for high-speed and low-time-distortion operation. The Rdata, Rstrobe, and RCLK outputs are similarly LVDS-compatible output drivers optimized for high-speed/low-distortion operation, driving  $50-\Omega$  transmission lines. Typically, LVDS data transmission is thought of in terms of  $100-\Omega$  twisted-wire-pair (TWP) transmission lines. TWP is not applicable to printed wiring boards and high-speed operation. Therefore, the THS789 interfaces were designed to operate



most effectively with  $50-\Omega$ , single-ended transmission lines. Instead of a current-mode output with its correspondingly high output impedance, a more-nearly impedance-matched voltage-mode output driver is used. This minimizes reflections from mismatched transmission line terminations and the resulting waveform distortion. The input receivers do not include the  $100-\Omega$  terminating resistor, which must be connected externally to the THS789. This was done to accommodate daisy-chaining the THS789 inputs. Input offset voltage was minimized, and the fail-safe feature in the LVDS standard was eliminated in order to minimize distortion.

#### LVDS-COMPATIBLE INPUTS

The four event inputs, the sync input and the master-clock input all use the same input interface circuitry. Figure 8 is a simplified schematic diagram of the LVDS-compatible receiver input stage. The input signal is impedance-transformed and level-shifted with a PNP emitter-follower and translated into ECL-like differential signals with a common-emitter amplifier. There is no internal termination resistor and no internal pullup/pulldown resistors. Unused inputs may be tied off by connecting both input terminals to ground. If the input terminals are left floating, they are protected by ESD clamps from damage; however, noise may be injected into the THS789 and may degrade accuracy. The peak input voltage limits are 0.6 V to 1.7 V. Outside of these limiting voltages, parts of the input circuit may saturate and distort the timing.




Figure 8. Simplified Schematic of the LVDS Input

Figure 9 shows the typical input connections. The transmission line lengths must be matched from the driver to the THS789 input [<0.5 inch (1.27 cm) difference] and terminated in a  $100-\Omega$  resistor placed close [<0.25 inch (0.635 cm)] to the TMU input pins. The resistor total tolerance should be below 5%. The power dissipation is below 5 mW, so small surface-mounted resistors are preferred.




Figure 9. Typical Input Connection to the THS789

### LVDS-COMPATIBLE OUTPUTS

Figure 10 shows a typical wiring diagram of an LVDS output. The transmission line lengths must be matched. A termination resistor may be required if the chosen receiver does not have an internal resistor. Concerning termination resistors: LVDS was originally conceived with twisted-wire pairs of approximately 100 Ω line-to-line impedance. The  $100-\Omega$  resistor between lines is simple and effective to terminate such a line. For the higherspeed operation of the THS789, use a pair of 50-Ω transmission lines, such as microstrip on the PC board. The same  $100-\Omega$  resistor line-to-line termination works well, because the line signals are equal and opposite in phase. This results in the center of the 100-Ω resistor having a constant voltage equal to the common-mode voltage and each side having an apparent 50-Ω termination. An improvement in the termination can be achieved by splitting the 100  $\Omega$  into two 50- $\Omega$  resistors and ac-grounding (bypassing) the center to ground with a 1000-pF (not critical) capacitor. The termination improvement is usually small and increases the room and parts count. It is the best approach as long as the PCB layout high-frequency performance is not compromised by the higher parts count. As mentioned previously, the driver is optimized to drive 50-Ω transmission lines and provides a driving-point impedance approximating 50 Ω to suppress reflections. Figure 12 is a simplified schematic of the output driver. A standard ECL-like circuit drives the outputs through 25-Ω resistors. The combination of the resistors and the emitter-follower output impedance approximates 50  $\Omega$ . The output emitter-followers are biased by current sources which are switched to conserve power. A feedback loop varies the voltage on the two RLs to set and maintain the 1,28-V common-mode voltage of the LVDS-compatible outputs. Another feedback loop holds the emitters of the current switches to 0.4 V to keep the 4-mA current source from saturation.

The outputs are short-circuit-proof to a 3.3-V power supply. Shorts to ground should be avoided, as the power dissipation in certain components may exceed safe limits.






Figure 10. Typical Output Connection to the THS789




Figure 11. Simplified Schematic of the LVDS Output Driver

### TIME MEASUREMENT

Time measurements in the THS789 follow the timing of Figure 12. This diagram illustrates that time measurements are valid as long as events do not happen at speeds higher than 200 MHz. If an event happens at less than 5 ns from the previous one, then this event is ignored. The same applies to the SYNC signal. Even though the minimum period is 5 ns, the pulse duration of both Event and SYNC signals can be as low as 200 ps.

www.ti.com.cn




Figure 12. Time-Measurement Example at Maximum Retrigger Rate and Minimum Pulse Duration

The TH788 is capable of making time measurements using any combination of rising-falling edge between Event and SYNC. The example in Figure 12 uses rising edges only to trigger the time measurement. Table 15 describes what registers bits must be programmed to achieve the desired combination. Registers to be programmed are 00h, 20h, 40h, and 60h for event channels and 80h for the sync channel. The examples in Figure 13 illustrate the other three combinations. It is worth noting that all the channels can be programmed individually with respect to the sync channel.

Table 15. Trigger Polarity Programmability

Register	Bits	Trigger Polarity from Sync to Event
SYNC_TS_Pol	Pol_X	
0	0	Pos to Pos
0	1	Pos to Neg
1	0	Neg to Pos
1	1	Neg to Neg






Figure 13. Time Measurement Examples With Different Edge Polarities

### Output Clock to Data/Strobe Phasing

The output of each channel is an Rdata and Rstrobe signal. The RCLK for all the channels is a common output. Operating at 300 MHz, these signals must be handled carefully. Particularly important are the termination and phase alignment of the signals at the receiving circuitry. Termination has been discussed previously. Phase alignment is now discussed: The two outputs from each channel are clocked out through identical flip-flops with the same internal clock. Data and strobe output edges from a particular channel match well (< 50 pS). The match channel-to-channel is not as good due to the greater wiring distances internal to the TMU. However, the total time difference is below 125 pS. Because the RClock is a common output, the wiring lengths from the four channels must be matched and controlled to achieve good setup and hold times at the input to the receiving circuit. The RClock rising edge is adjusted internal to the TMU to be close to the center of the eye diagram of the data/strobe signals. (The internal clock has a good 50/50 duty cycle. The rising edge clocks out the data/strobe. The falling edge is inverted and used as the RClock after appropriate adjustments for the internal propagation delay times.) The receiving circuitry requirements for setup and hold timing must be carefully examined for the proper timing. Delays may be added to the PCB microstrips to adjust timing. A good rule is 125 ps of delay per inch of microstrip length.

### **Master Clock Input and Clock Multiplier**

All of the internal timing of the TMU is derived from the 200-MHz master clock. Therefore, its quality is critical to the accurate operation of the TMU. Absolute accuracy of the master clock linearly affects the accuracy of the measurements. This imposes little burden upon the master clock, as accurate oscillators are easy to procure or distribute. However, the jitter of the master clock is also highly critical to the single-event precision of the TMU and should be absolutely minimized (<3 ps rms). A carefully selected crystal oscillator can meet this requirement. However, jitter can build up quite quickly in a clock distribution scheme and must be carefully controlled. Be careful that the LVDS input to the master clock is not badly distorted or that the rise/fall times are slow (>.6 ns). Discussion of the clock multiplier follows: The TMU operates from a master-clock frequency of 1200 MHz, which implies a measurement period of 0.833 ns. The master counter runs from this frequency, and all the other clocks are divided down from this main clock. An interpolator allows finer precision in time measurement, as discussed elsewhere. The clock multiplier is the circuit that takes the 200-MHz master-clock reference and generates from that the high quality 1200-MHz clock. The clock multiplier consists of five major sections: First is the delay-lock

www.ti.com.cn ZHCSAC1 – SEPTEMBER 2012

loop (DLL), which is a series connection of 12 identical and closely matched variable time-delay circuits. A single control voltage connects to each of the delay elements. The master 200-MHz clock connects to the input of the DLL. Because the period of 200 MHz is 5 ns, if the control voltage is adjusted to make the time delay of the DLL equal to 5 ns, the input and the output of the delay line is exactly phase matched. A phase detector connected to the input and the output of the delay line can sense this condition accurately, and a feedback loop with a low-offset-error amplifier is included in the clock multiplier to achieve this result. These are the second and third circuit blocks. With 12 equally spaced 200-MHz clock phases, select out six equally spaced 833-ps-wide pulses with AND gates and combine these pulses into a single 1200-MHz clock waveform with a six-input OR gate. The last circuit element is a powerful differential signal buffer to distribute the 1200-MHz clock to the various circuit elements in the TMU. The DLL feedback loop is fairly narrowband, so some time is required to allow the DLL to initialize at start-up (about 100 µs, typical). The DLL is insensitive to the duty cycle of the input 200-MHz clock. Duty cycles of 40/60 to 60/40 are acceptable. What matters most is as little jitter as possible.

### **Temperature Measurement and Alarm Circuit**

Chip temperature of the TMU is monitored by a temperature sensor located near the center of the chip. A small buffer outputs a voltage proportional to the absolute temperature of the TMU. The buffer drives a load of up to 100 pF typical (50 pF minimum) and open circuit to 10 k $\Omega$  to ground resistive. The output voltage slope is 5 mV, typical. Therefore, the output voltage equation is as follows:

Output Voltage = (Temperature in degrees 
$$C \times 5 \text{ mV}$$
) + 1.365 V (5)

Also included in the TMU is an overtemperature comparator. At approximately 140°C, the alarm goes active, and at approximately 7°C below this temperature, the alarm becomes inactive (hysteresis of 7°C prevents tripping on noise and comparator oscillations). If the alarm goes active, the chip powers down and sets a bit in the serial register.

An alarm output pin is provided that is an open-drain output. Connect this output through a pullup resistor to the 3.3-V power supply. The resistor must be at least 3.3 k $\Omega$ . This creates a slow-speed, low-voltage CMOS digital output with a logical 1 being the normal operating state and a logical 0 being the overtemperature state.

### **Power Supply and Bypassing**

All the high-speed time-measurement circuitry in the TMU is implemented in differential emitter-coupled logic (ECL). Besides high speed, a characteristic of differential ECL is good rejection of power-supply noise and variation. However, there is a great deal of CMOS logic, FIFO and output-serial interface circuitry that is an excellent source of power-supply current noise. Therefore, to maintain the best accuracy, the TMU power supply must be low-impedance. This is accomplished in the usual ways by careful layout, good ground and power planes, short traces to the power and ground pins, and capacitive bypassing. Recommended is a quality, low-inductance, high-frequency bypass capacitor close to each power pin of approximately 0.01 µF. The 0402 size works well. Additional bypass capacitors of larger value should be placed near the TMU, making low-inductance connection with the power and ground planes. With a typical power-supply sensitivity of 30 ps/V, a 1% power supply shift yields a 1-picosecond additional error, making power-supply regulation important for the best accuracy.

#### **Thermal Considerations**

The TMU package provides a thermally conductive heat slug at the top for connection to an additional heatsink. The TMU can be placed into many different modes for optimization of performance vs power dissipation, and a table has been provided to help determine the power required. The heat sink should be carefully considered in order to keep the TMU temperature within required limits and to promote the best temperature stability. The TMU time measurement drift with temperature is an excellent 0.1 ps/°C. A good heat sink design takes advantage of the low temperature drift of the TMU.






Figure 14. Example of Application Diagram in ATE Environment

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
THS789PFD	NRND	Production	HTQFP (PFD)   100	90   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-4-260C-72 HR	0 to 70	THS789PFD

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# PFD (S-PQFP-G100) PowerPAD™ PLASTIC QUAD FLATPACK (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- This package is designed to be attached directly to an external heatsink. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. See the product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



# PFD (S-PQFP-G100)


PowerPAD™ PLASTIC QUAD FLATPACK

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters


\( \begin{align\*}
\begin{align

PowerPAD is a trademark of Texas Instruments



# PFD (S-PQFP-G100)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月