







THS6302 ZHCSNF4A - JUNE 2016 - REVISED FEBRUARY 2021

THS6302 双端口、G.Fast 和 G.mgFast DSL 线路驱动器

1 特性

- 专为 G.Fast 106MHz、212MHz DSL 模式而设计
- 兼容 G.mgFast 424MHz
- 支持传统 VDSL 和 ADSL2+ 应用
- 适用于 G.Fast 和传统应用的出色 MTPR (线路功 率 = 8dBm):
 - ADSL2+ = 75dB
 - VDSL-17a = 74dB
 - VDSL-30a = 70dB
 - G.Fast 106MHz = 60dB
 - G.Fast 212MHz = 48dB
- 多种电源模式可适应不同外形
- 可通过外部电阻器调节偏置电流
- 差分增益:11V/V
- 线性输出电流:80mA(最小值)
- 低功率线路端接模式: <7mA
- 掉电模式
- 12V 技术支持高功率输出
 - 12.6V 最大工作电压

2 应用

- G.Fast 和传统 DSL 线路驱动器
- 兼容 G.mgFast 的线路驱动器
- 通用宽带线路驱动器

3 说明

THS6302 是一款采用电流反馈架构的双端口差分线路 驱动器, 专为 G.Fast 和各种数字用户线路 (DSL) 系统 而设计。该器件适用于 G.Fast 数字用户线路系统,这 些系统支持本地离散多音调制 (DMT) 信号并支持带宽 高达 212MHz 的 8dBm 线路功率,具有出色的线性特 性。

该器件的独特架构可实现超小的静态电流,同时仍然实 现超高线性度。对于并不需要该放大器全部性能的线路 驱动模式,该器件的内在偏置设置可提供更高的节能效 果。为了进一步提高灵活性并节省更多电力,可以通过 连接到一个器件引脚的外部偏置电阻器来调节两个端口 的总静态电流。该器件还具有两种线路端接模式,以便 在非常低的功耗下保持阻抗匹配。


THS6302 是适用于 DSL 系统中 CO (局端) 应用的双 端口器件,类似于适用于 CPE(客户驻地设备) DSL 应用的单端口 THS6301 器件。

THS6302 器件采用 4mm x 5mm 28 引脚 VQFN 封

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
THS6302	VQFN (28)	4.00mm × 5.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录



多音功率比 (MTPR) 模式 (G.Fast, 212MHz, 8dBm)



Table of Contents

1 特性	1	7.4 Device Functional Modes	15
,, 2 应用		7.5 Programming	16
- , 13 3 说明		8 Application and Implementation	17
4 Revision History		8.1 Application Information	17
5 Pin Configuration and Functions		8.2 Typical Application	
6 Specifications		9 Power Supply Recommendations	19
6.1 Absolute Maximum Ratings		10 Layout	<mark>2</mark> 0
6.2 ESD Ratings		10.1 Layout Guidelines	<mark>2</mark> 0
6.3 Recommended Operating Conditions		10.2 Layout Example	
6.4 Thermal Information		11 Device and Documentation Support	<mark>2</mark> 1
6.5 Electrical Characteristics		11.1 接收文档更新通知	<u>2</u> 1
6.6 Switching Characteristics		11.2 支持资源	
6.7 Typical Characteristics		11.3 Trademarks	
7 Detailed Description		11.4 静电放电警告	21
7.1 Overview		11.5 术语表	
7.2 Functional Block Diagram	14	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	<mark>2</mark> 1
4 Revision History			
4 Revision History			

Cl	nanges from Revision * (June 2016) to Revision A (February 2021)	Page
•	首次公开发布量产数据表	1



5 Pin Configuration and Functions




图 5-1. RHF Package 28-Pin VQFN Top View

表 5-1. Pin Functions

	IN		表 5-1.1 iii i diretions
		I/O	DESCRIPTION
NAME	NO.		
IREF	1	_	Bias current reference pin
INA+	2	I	Positive input for channel A
INA -	3	I	Negative input for channel A
INB+	7	I	Positive input for channel B
INB -	6	ļ	Negative input for channel B
OUTA+	27	0	Positive output for channel A
OUTA -	25	0	Negative output for channel A
OUTB+	10	0	Positive output for channel B
OUTB -	12	0	Negative output for channel B
M11	28	I	Most significant bit (MSB) of channel A
M12	26	I	Least significant bit (LSB) of channel A
M21	9	I	MSB of channel B
M22	11	I	LSB of channel B
VS	16, 18, 19, 20	_	Positive supply voltage connection
GND	4, 5, 17, 21	_	Ground
NC	8, 13, 14, 15, 22, 23, 24	_	Not connected
Thermal pad		_	Device thermal pad, connected to ground



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1).

		MIN	MAX	UNIT
Supply voltage	VS pin to GND (all modes)		13.2	V
Digital inputs to GND	M11, M12, M21, M22	- 0.3	5.5	V
Analog inputs to GND	VINA+, VINA - , VINB+, VINB -	- 0.3	12	V
Continuous power dissipation		See	#6.4	
Storage temperature, T _{stg}	- 65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
V		Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
(ESD)	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

	MIN	NOM	MAX	UNIT
Power-supply voltage range	11.4	12	12.6	V
T _J Operating junction temperature	- 40		125	°C
T _A Operating ambient temperature	- 40		85	°C

6.4 Thermal Information

		THS6302	
	THERMAL METRIC ⁽¹⁾	RHF (VQFN)	UNIT
		28 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	35	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	27	°C/W
R ₀ JB	Junction-to-board thermal resistance	6.8	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.3	°C/W
ψ _{JB}	Junction-to-board characterization parameter	6.6	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	2.4	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: THS6302



6.5 Electrical Characteristics

At T_A = 25°C, VS pin = 12 V, GND = 0 V, gain = 11 V/V, 100- Ω load, R_{SERIES} = 47.5 Ω , R_{IREF} = 75 k Ω , C_{IREF} = 100 pF, G.Fast 106-MHz bias mode, PAR = 15 dB, and output power measured at input of transformer (1:1) with no assumed transformer insertion losses (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERF	ORMANCE					
		V _{OUT} = 15 V _{PP} , ADSL2+ bias mode		140		
0014		V _{OUT} = 15 V _{PP} , VDSL 17a bias mode		180		
_SBW	Large-signal bandwidth	V _{OUT} = 15 V _{PP} , G.Fast 106-MHz bias mode		220		MHz
		V _{OUT} = 15 V _{PP} , G.Fast 212-MHz bias mode		320		
		ADSL2+ bias mode, 4 kHz to 2.208 MHz		±0.001		
		VDSL2-17a bias mode, 4 kHz to 17.6 MHz		±0.02		
	Gain flatness referenced to 1 MHz	VDSL2-30a bias mode, 4 kHz to 30 MHz		±0.02		dB
	T 141112	G.Fast 106-MHz bias mode, 4 kHz to 106 MHz		±0.02		
		G.Fast 212-MHz bias mode, 4 kHz to 212 MHz		±0.2		
		ADSL2+ bias mode, 10%-90% 15-V _{PP} pulse		5100		
		VDSL2-17a bias mode, 10%-90% 15-V _{PP} pulse		6600		
SR		VDSL2-30a bias mode, 10%-90% 15-V _{PP} pulse		6600		
	Slew rate	G.Fast 106-MHz bias mode, 10%-90% 15-V _{PP} pulse		7400		V/µs
		G.Fast 212-MHz bias mode, 10%-90% 15-V _{PP} pulse		10600		
		f > 100 kHz, ADSL2+ bias mode		4.3		
	Input-referred voltage noise	f > 100 kHz, VDSL2-17a bias mode		3.9		
) _n		f > 100 kHz, VDSL2-30a bias mode		3.9		nV/ √ H
		f > 100 kHz, G.Fast 106-MHz bias mode		3.7		
		f > 100 kHz, G.Fast 212-MHz bias mode		3.5		
	Noise floor (line-termination mode)	Output-referred, bias 00 and bias Z0		- 152.5		dBm/ Hz
		Line power = 8 dBm, f ≤ 552 kHz		66		
	ADSL2+ MTPR	Line power = 8 dBm, f ≤ 1.104 MHz		66		dB
		Line power = 8 dBm, f ≤ 2.208 MHz		66		
		Line power = 8 dBm, f ≤ 14 MHz		72		
	VDSL2-17a MTPR	Line power = 8 dBm, f ≤ 17.6 MHz		72		dB
	VDSL2-30a MTPR	Line power = 8 dBm, f ≤ 30 MHz		70		dB
		Line power = 4 dBm, f ≤ 106 MHz		67		
	G.Fast 106-MHz MTPR	Line power = 8 dBm, f ≤ 106 MHz		58		dB
	G.Fast 212-MHz MTPR	Line power = 8 dBm, f ≤ 212 MHz, bias 10		50		dB
	2.0 401 E 1011 E 1011 T	ADSL2+ bias mode		127		- UD
		VDSL2-17a bias mode		92		
	Crosstalk	VDSL2-17a bias mode		82		dB
	Jioodan	G.Fast 106-MHz bias mode		85		uD.
		G.Fast 212-MHz bias mode		75		

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



6.5 Electrical Characteristics (continued)

At T_A = 25°C, VS pin = 12 V, GND = 0 V, gain = 11 V/V, 100- Ω load, R_{SERIES} = 47.5 Ω , R_{IREF} = 75 k Ω , C_{IREF} = 100 pF, G.Fast 106-MHz bias mode, PAR = 15 dB, and output power measured at input of transformer (1:1) with no assumed transformer insertion losses (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC PERF	ORMANCE					
A _V	Differential gain	At dc, no load, all modes	10.5	11	11.5	V/V
	Differential output offset	G.Fast 106-MHz bias mode	- 100		100	mV
	Maximum output swing	Differential, at dc, 200- Ω load at amplifier output	18			V _{PP}
		ADSL2+ bias mode, sourcing, output offset < 20-mV deviation	40			
	Linear autout augrant	ADSL2+ bias mode, sinking, output offset < 20-mV deviation	40			mA
	Linear output current	G.Fast 212-MHz bias mode, sourcing, output offset < 20-mV deviation	80			MA
		G.Fast 212-MHz bias mode, sinking, output offset < 20-mV deviation	80			
COMMON	MODE					
	Input CM bias voltage		5.9	6.0	6.1	V
	Output CM bias voltage		5.9	6.0	6.1	V
POWER S	SUPPLY					
	Maximum supply voltage	All modes			12.6	V
PSRR	Power-supply rejection ratio	f = dc	60			dB
		ADSL2+ bias mode		14.5	16.5	
		VDSL2 bias mode		19.5	22.0	
		VDSL2 high-power bias mode		28.0	32.0	
		G.Fast 106-MHz bias mode		23.0	25.5	
la	Quiescent current per channel	G.Fast 106-MHz low-power bias mode		17.8	20.0	mA
		G.Fast 212-MHz bias mode		39.0	44.5	
		Line-termination high-power mode		9.5	10.5	
		Line-termination low-power mode		6.3	7.0	
		Power-down bias mode		1.35	1.7	
		ADSL2+ bias mode, line power = 8 dBm		219		
		VDSL2 bias mode, bias Z1		298		
		G.Fast 106-MHz bias mode, line power = 8 dBm		340		
	Dynamic nower consumption	G.Fast 212-MHz bias mode, line power = 8 dBm		525		mW
	Dynamic power consumption	G.Fast 212-MHz bias mode, line power = 7 dBm		525		IIIVV
		Line-termination high-power mode		115		
		Line-termination low-power mode		77		
		Power-down bias mode		19		

Product Folder Links: THS6302



6.6 Switching Characteristics


Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	Minimum logic high level	All digital pins, high	2.3			V
V _{IL}	Maximum logic low level	All digital pins, low			0.6	V
V _{MID}	Logic mid range	All digital pins, driven externally	1.2		1.6	V
V _{Float}	Logic self-bias voltage	All digital pins, floating	1.3	1.4	1.5	V
I _{IH}	Logic high-level leakage current	All digital pins, logic level = 3.6 V		110	135	μA
I _{IL}	Logic low-level leakage current	All digital pins, logic level = ground	- 95	- 75		μA
		Line-termination mode (bias 00) to G.Fast 212-MHz mode (bias 10)		64		
	Turn-on switching time	Line-termination mode (bias Z0) to G.Fast 212-MHz mode (bias 10)		50		ns
		Power-down mode (bias ZZ) to G.Fast 212-MHz mode (bias 10)		60		
		G.Fast 212-MHz mode (bias 10) to line-termination mode (bias 00)		76		
	Turn-off switching time	G.Fast 212-MHz mode (bias 10) to line-termination mode (bias Z0)		400		ns
		G.Fast 212-MHz mode (bias 10) to power-down mode (bias ZZ)		380		




6.7 Typical Characteristics

At T_A = 25 °C, VS pin = 12 V, GND = 0 V, gain = 11 V/V, 100 Ω Load, R_{SERIES} = 47.5 Ω , PAR = 15 dB, and output power measured at input of transformer (1:1) with no assumed transformer insertion losses (unless otherwise noted).




At T_A = 25 °C, VS pin = 12 V, GND = 0 V, gain = 11 V/V, 100 Ω Load, R_{SERIES} = 47.5 Ω , PAR = 15 dB, and output power measured at input of transformer (1:1) with no assumed transformer insertion losses (unless otherwise noted).





At T_A = 25 °C, VS pin = 12 V, GND = 0 V, gain = 11 V/V, 100 Ω Load, R_{SERIES} = 47.5 Ω , PAR = 15 dB, and output power measured at input of transformer (1:1) with no assumed transformer insertion losses (unless otherwise noted).




Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



At T_A = 25 °C, VS pin = 12 V, GND = 0 V, gain = 11 V/V, 100 Ω Load, R_{SERIES} = 47.5 Ω , PAR = 15 dB, and output power measured at input of transformer (1:1) with no assumed transformer insertion losses (unless otherwise noted).




Copyright © 2021 Texas Instruments Incorporated


Submit Document Feedback



At T_A = 25 °C, VS pin = 12 V, GND = 0 V, gain = 11 V/V, 100 Ω Load, R_{SERIES} = 47.5 Ω , PAR = 15 dB, and output power measured at input of transformer (1:1) with no assumed transformer insertion losses (unless otherwise noted).



At T_A = 25 °C, VS pin = 12 V, GND = 0 V, gain = 11 V/V, 100 Ω Load, R_{SERIES} = 47.5 Ω , PAR = 15 dB, and output power measured at input of transformer (1:1) with no assumed transformer insertion losses (unless otherwise noted).





7 Detailed Description


7.1 Overview

The THS6302 is a dual-port, current-feedback architecture, differential line driver designed for G.Fast and xDSL systems. The device is targeted for use in G.Fast digital subscriber line (DSL) systems that enable native discrete multitone modulation (DMT) signals and supports an 8-dBm line power up to 212 MHz with good linearity.

The device consists of a unique architecture consisting of two amplifiers per channel in a noninverting configuration with an internally-fixed gain of 11 V/V. The THS6302 is designed to drive the high-performance G.Fast 212-MHz DSL profile, but is also backwards-comparable to drive lower frequency profiles. The device features selectable bias modes for the G.Fast 106-MHz profile, VDSL profiles, and ADSL profiles. These modes reduce the quiescent current of the device based on the frequency requirements of the various DSL profiles to maximize power efficiency. Along with adjustable bias modes, the device features two line-termination modes that maintain an output impedance match with low power consumption. The line-termination modes allow for the device to be in a low-power state without causing distortion on a shared signal line.

For further flexibility, the THS6302 features an IREF pin that is used to further adjust the quiescent current of the device. A resistor connected to this pin can be changed to increase or decrease the device current to meet performance requirements and uses the lowest amount of power possible.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

7.3 Feature Description

The THS6302 is a dual-channel line driver that has a high current drive and a differential input and output amplifier in each channel. $\[mathbb{R}\]$ 7-1 shows an example circuit for channel A of the THS6302 configured to drive the G.Fast 212-MHz DSL profile. The bias control pins (M12 and M11) are set to ground and 3.3 V, respectively, to put the device in the G.Fast 212-MHz bias mode. This bias optimizes the internal power consumption of the device to meet performance specifications of the G.Fast 212-MHz profile and can be changed to meet several different DSL profiles and other modes listed in $\[mathbb{R}\]$ 7-1. The IREF pin is biased with a 75-k $\[mathbb{\Omega}\]$ ($\[mathbb{R}\]$) resistor that adjusts the device quiescent current to a nominal state. $\[mathbb{R}\]$ can be increased to lower the quiescent current or deceased to raise the quiescent current of the device for fine-tuning. $\[mathbb{C}\]$ IREF provides decoupling for the IREF pin and is typically 100 pF.

The THS6302 has a 10-k Ω , internally-set differential input impedance and low output impedance. In $\[mathbb{R}\]$ 7-1 the input impedance is matched to 100 Ω by using a 100- Ω resistor connected differentially across the inputs. This value can easily be changed by using a different resistor to create the desired impedance at the input. Remember that the impedance in the device is actually the parallel combination of 10 k Ω and the external input resistor. For low impedances, this effect is minimal, but must be considered if the matched input impedance is increased. The output impedance of the THS6302 in $\[mathbb{R}\]$ 7-1 is set by the two R_{SERIES} resistors to match 100 $\[mathbb{R}\]$. The internal output resistance is very low (< 2 $\[mathbb{\Omega}\]$ per output), so the output impedance is primarily set by the R_{SERIES} resistors. These resistors can be adjusted to match various output impedance values.




图 7-1. G.Fast 212-MHz Driving Mode Example Circuit

7.4 Device Functional Modes

The THS6302 features nine different device operational modes to accommodate the G.Fast, xDSL, line termination, and power-down scenarios, as listed in 表 7-1. Each channel of the device is controlled by a 2-pin parallel interface that uses three-level logic to control the device state. The G.Fast and xDSL modes change the quiescent current of the device to meet signal performance requirements and maintain the lowest power possible, which allows for legacy DSL compatibility with maximum power efficiency. The two line-termination modes maintain a low impedance at the output when placing the device in a low-power state. The line-termination modes allow for the muxing of multiple devices to one output line by putting the non-driving devices in a state that does not add distortion to the line. A power-down mode is also included to digitally shut down the device for the highest level of power savings. ₹ 7-1 lists the device power modes and the typical quiescent currents for each mode.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



7.5 Programming

The THS6302 programming is controlled by two pins for each channel. These pins use three-level logic to create nine different combinations for each pair of pins. The pins have a high state (1) when the pin voltage is greater than 2.3 V, a low state (0) when the pin voltage is less than 0.6 V, and an open state (Z) where the pin floats at approximately 1.4 V or can be driven between 1.2 V and 1.6 V. The pins are labeled Mxy where x is the channel number that the pin is associated with and y is the pin number. $\frac{1}{2}$ 7-1 shows the logic combinations for the two pins and the corresponding power modes.

表 7-1. Bias Modes Truth Table

BIAS CONTROL PINS		BIAS MODE DESCRIPTION	TYPICAL QUIESCENT CURRENT
Mx1	Mx2	BIAS WIODE DESCRIPTION	TTPICAL QUIESCENT CORRENT
0	0	Line termination, high power	9.5 mA
Z	0	Line termination, low power	6.3 mA
1	0	G.Fast 212 MHz	39 mA
0	Z	ADSL2+	14.5 mA
Z	Z	Power down	1.35 mA
1	Z	Alternate VDSL (high power)	28.0 mA
0	1	Alternate G.Fast 106 MHz (low power)	17.8 mA
Z	1	VDSL	19.5 mA
1	1	G.Fast 106 MHz	23.0 mA

Product Folder Links: THS6302

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

THS6302 is a dual-port, very-high-bit-rate linear xDSL, G.Fast, and G.mgFast differential line driver where the device drives a twisted pair cable. The signal is typically generated by a DAC in the DSL ASIC at low signal swings that is amplified by the G.Fast line driver.

The G.Fast system is ac-coupled when transmitting information above the audio band. On the input of the line driver, this ac-coupling translates into the series capacitors to isolate the dc voltage coming from the DAC output common-mode voltage. On the output, a transformer is used to help isolate the 48 V present between the tip and ring of the telephone line.

The transformer can be set to any useful ratio. In practice, the transformer-turn ratio is set between 1:1 and 1:1.4 for the device. Synthetic impedance at the output of the line driver is common in many xDSL applications. However, to support high AC performance needed for typical G.Fast and G.mgFast applications, THS6302 is an internally fixed-gain device and often synthetic impedance configuration is not recommeded to maintain the AC performance.

Note: the resulting load detected by the amplifier may affect the amplifier linearity or output voltage swing capabilities.

8.2 Typical Application

⊗ 8-1 shows a typical application circuit for THS6302. Only one channel circuit of THS6302 is shown; the other channel is often a duplicate of this channel in most applications.




图 8-1. Typical G.Fast Line Driver Configuration

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



8.2.1 Design Requirements

表 8-1 provides design requirements for a G.Fast line driver, which is met by the THS6302 device.

表 8-1. Design Requirements

PARAMETER	CONDITION					
G.Fast, 212-MHz and 106-MHz transmit profile	MTPR information using bias control for line power = 8 dBm and PAR = 15 dB					
Legacy DSL profile support	Yes					
Supply voltage	12 V					
Input interface	AC coupled					
Output transformer ratio	1:1					
Surge protection	External as needed					

8.2.2 Detailed Design Procedure

The G.Fast signal input to the THS6302 comes from a high-speed DAC in the DSL ASIC whose interleaving spurs are filtered out using either a 3rd- or 5th-order filter. Digital pre-emphasis can be employed in the DAC output such that the differential line driver compensates for the transmission line cable losses at long distance and high frequency. The THS6302 is operated on a 12-V single supply. Resulting from the single-supply operation, the device input is AC-coupled using a capacitor that blocks any DC current flowing out of the inputs to the adjacent circuitry. The AC-coupling capacitor forms a high-pass filter with the device input impedance. This pole must be set at a frequency low enough to not interfere with the desired xDSL or G.Fast signal.

The THS6302 differential outputs usually drive a 1:n output transformer with a transformer turns ratio that can be changed depending upon the application. The output transformer selected must have low insertion loss in the desired frequency band in order to maintain good multi-tone power rejection (MTPR) for a given line power. The load is expected to be a transmission line with $100-\Omega$ characteristic impedance on the primary side (line load side) of the transformer. Referred to the transformer secondary, the load seen by the amplifier is $1/n^2$ with 1:n being the transformer turn ratio. Practical limitations force the transformer-turn ratio to be between 1:1 and 1:1.6. At the lighter load seen by the amplifier (1:1), the voltage swing is limited by the class AB output stage and the maximum achievable swing of the amplifier. At the heaviest load (1:1.6), the voltage swing is limited by the current drive capability of the amplifier.


For surge protection, consider adding a gas discharge tube (GDT) on the primary side of the output transformer. The gas discharge tube is required to shunt the large current that could flow through the cables during lightning surge, and protect the device outputs. The secondary protection is also normally added after the series resistance on the secondary transformer side. The secondary protection could be in the form of back to back switching diodes, which also help limit the residual surge current flowing into the device outputs.

For the power-supply bypass, consider using X7R or X5R because of the better stability of these materials over temperature.

Product Folder Links: THS6302

8.2.3 Application Performance Plots

图 8-2 and 图 8-3 show the MTPR results for 212-MHz and 106-MHz G.Fast profiles, respectivley.



9 Power Supply Recommendations

The THS6302 is recommended to operate using a total supply voltage of 12 V. If a lower or higher supply voltage is required, select one that is between 11.4 V and 12.6 V for optimal performance. Use supply decoupling capacitors on the power-supply pins to minimize distortion caused by parasitic signals on the power supply. This usage is especially important in applications where many devices share a single power-supply bus.



10 Layout

10.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier such as the THS6302 requires careful attention to board layout parasitics and external component types. Recommendations that optimize performance include:

- 1. Minimize parasitic capacitance to any ac ground for all signal I/O pins. Excessive parasitic capacitance on the input pin can cause instability. In the line driver application, the parasitic capacitance forms a pole with the load detected by the amplifier and can reduce the effective bandwidth of the application circuit, thus leading to degraded performance. To reduce unwanted capacitance, open a window around the signal I/O pins in all ground and power planes around those pins. Otherwise, make sure that ground and power planes are unbroken elsewhere on the board.
- 2. Minimize the distance (< 0.25 in.) from the power-supply pins to high-frequency 0.1-µF decoupling capacitors. At the device pins, make sure that the ground and power-plane layout are not in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and decoupling capacitors. Always decouple the power-supply connections with these capacitors.
- 3. Careful selection and placement of external components preserves the high-frequency performance of the device. Use very-low reactance-type resistors. Surface-mount resistors function best and allow a tighter overall layout. Metal-film or carbon composition, axially-leaded resistors also provide good high-frequency performance. Again, keep the leads and printed circuit board traces as short as possible. Never use wirewound type resistors in a high-frequency application.
- 4. Connections to other wideband devices on the board can be made with short, direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Use relatively wide traces (50 mils to 100 mils), preferably with ground and power planes opened up around them.
- 5. Do not socket a high-speed part such as the THS6302. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network that makes achieving a smooth, stable frequency response almost impossible. Best results are obtained by soldering the device onto the board.

10.2 Layout Example




图 10-1. Example Layout

Product Folder Links: THS6302

11 Device and Documentation Support

11.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated



www.ti.com 19-Dec-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
THS6302IRHFR	ACTIVE	VQFN	RHF	28	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	THS6302 IRHF	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS6302IRHFR	VQFN	RHF	28	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
THS6302IRHFR	VQFN	RHF	28	3000	346.0	346.0	33.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204845/J





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司