



14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER

FEATURES

- 10 MHz to 100 MHz Shift Clock Support
- 175 Mbytes/sec In TX/RX Modes
- Reduces Cable Size, Cost, and System EMI
- Bidirectional Data Communication
- Total Power < 360 mW Typ at 100-MHz Worst Case Pattern
- Power-Down Mode: < 500 μW Typ
- No External Components Required for PLL
- Inputs and Outputs Compatible with TIA/EIA-644 LVDS Standard
- ESD Rating > 5 kV (HBM)

- Integrated Termination Resistor
- Supports Spread Spectrum Clocking
- 64-Pin TQFP Package (PAG)

APPLICATIONS

- Flash Memory Cards
- Plain Paper Copiers
- Printers

DESCRIPTION

The SN75LVDT1422 Full Duplex Serializer/Deserializer incorporates a 14-bit serializer and a 14-bit deserializer. Operation of the serializer is independent of the operation of the deserializer. The 14-bit serializer accepts 14 TTL input lines and generates 2 LVDS high-speed serial streams plus one LVDS clock signal. The 14-bit deserializer accepts 3 LVDS input signals (2 high-speed serial streams and one LVDS clock signal) and drives out 14 TTL data signals plus one TTL clock.

The serializer loads 14 data bits into registers upon the rising or falling edge of the input clock signal (CLK IN). Rising or falling edge operation can be selected via the R/F select pin for the transmitter only. The frequency of CLK IN is multiplied seven times and then used to unload the data registers in 7-bit slices. The two high-speed serial streams and a phase-locked clock (TCLK±) are then output to LVDS output drivers. The frequency of TCLK± is the same as the input clock, CLK IN.

The deserializer accepts data on two high-speed LVDS data lines. High-speed data is received and loaded into registers at the rate seven times the LVDS input clock (RCLK±). The data is then unloaded to a 14-bit wide LVTTL parallel bus at the RCLK± rate. The SN75LVDT1422 presents valid data on the falling edge of the output clock (CLK OUT).

The SN75LVDT1422 provides three termination resistors for the differential LVDS inputs thus minimizing cost, and board space, while providing better overall signal integrity (SI). The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user interventions are as follows:

Possible use of the TX ENABLE and RX ENABLE feature. Both the TX and RX ENABLE circuits are active-high inputs that independently enable the serializer and deserializer. When TX is disabled, the LVDS outputs go to high impedance. When RX is disabled, the TTL outputs go to a known low state.

The SN75LVDT1422 is characterized for operation over the free-air temperature range of -10°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM









TERMINAL FUNCTIONS

TER	MINAL		
NAME	TYPE DESCRIPTION		DESCRIPTION
CLK IN	17	LVTTL Input	CMOS/LVTTL Clock input
CLK OUT	61	LVTTL Output	LVTTL Clock output
R/F	37	LVTTL Input	Input clock triggering edge select. High: Rising edge Low: Falling edge
RA+, RA-	57, 56	LVDS Input	LVDS Data inputs
RA[0:6]	62, 63, 64, 2, 3, 4, 5	LVTTL Output	Single-ended data outputs
RB+, RB-	53, 52	LVDS Input	LVDS Data inputs
RB[0:6]	8, 9, 10, 11, 13, 14, 15	LVTTL Output	Single-ended data outputs
RCLK+, RCLK-	55, 54	LVDS Input	LVDS Clock inputs
RX ENABLE	59	LVTTL Input	Receiver enable: When asserted (low input), the receiver outputs go to a known low state.
RX GND	6, 16, 60		Ground pins for RX TTL outputs
RX LVDS GND	51		Ground pin for RX LVDS inputs
RX LVDS V _{CC}	58	D	Power supply pin for RX LVDS inputs
RX PLL GND	50	Power Supply	Ground pin for PLL RX circuitry
RX PLL V _{CC}	49		Power supply pin for PLL RX circuitry
RX V _{CC}	1, 7, 12		Power supply pins for RX TTL outputs
TA+, TA-	41, 42	LVDS Output	LVDS Data outputs
TA[0:6]	19, 20, 21, 23, 24, 25, 26	LVTTL Input	Single-ended data inputs
TB+, TB-	45, 46	LVDS Output	LVDS Data outputs
TB[0:6]	28, 29, 30, 31, 33,34, 35	LVTTL Input	Single-ended data inputs
TCLK+, TCLK-	43, 44	LVDS Output	LVDS Clock outputs
TX ENABLE	48	LVTTL Input	Transmitter enable: When asserted (low input), the driver outputs are high-impedance.
TX GND	18, 36		Ground pins for TX TTL inputs
TX LVDS GND	40		Ground pin for TX LVDS outputs
TX LVDS V _{CC}	47	Power Supply	Power supply pin for TX LVDS outputs
TX PLL GND	39	Fower Supply	Ground pin for PLL TX circuitry
TX PLL V _{CC}	38		Power supply pin for PLL TX circuitry
TX V _{CC}	22, 27, 32		Power supply pins for TX TTL inputs

ORDERING INFORMATION(1)

PRODUCT	PACKAGE	ORDERING NUMBER
SN75LVDT1422	TQFP (PAG)	SN75LVDT1422

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



ABSOLUTE MAXIMUM RATINGS(1)

		UNIT
Supply voltage range, V _{CC}	(2)	-0.5 V to 4 V
Voltage range at any terminal		-0.3 V to V _{CC} + 0.3 V
	Human Body Model (3) (All pins)	±5 kV
Electrostatic discharge	Machine Model (4)(All pins)	±200 V
	Charged-Device Model ⁽⁵⁾ (All pins)	±500 V
Continuous power dissipation		See Dissipation Rating Table
Storage temperature range		−65°C to 125°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values are with respect to the GND terminals
- In accordance with JEDEC Standard 22, Test Method A114-A. In accordance with JEDEC Standard 22, Test Method A115.
- In accordance with JEDEC Standard 22, Test Method C101.

DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	T _A ≤ 25°C	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING
TQFP (PAG)	Low-K ⁽²⁾	813 mW	8.13 mW/°C	448 mW
TQFP (PAG)	High-K ⁽³⁾	1076 mW	10.76 mW/°C	592 mW

- This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.
- In accordance with the Low-K thermal metric definitions of EIA/JESD51-2.
- In accordance with the High-K thermal metric definitions of EIA/JESD51-6.

THERMAL CHARACTERISTICS

PARAMETER			TEST CONDITIONS	VALUE	UNIT
$R_{\theta JB}$	Junction-to-board thermal re	sistance		69.5	°C/W
$R_{\theta JC}$	Junction-to-case thermal res	istance		39.2	C/ VV
Б	Davisa newer dissination	Typical	$V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, f = 100 \text{ MHz}$	357.4	m\\\
P_D	Device power dissipation	Maximum	V_{CC} = 3.6 V, T_A = 70°C , f = 100 MHz	455.8	mW

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3	3.3	3.6	V
V_{IH}	High-level input voltage	2		V_{CC}	V
V _{IL}	Low-level input voltage	GND		0.8	V
V _{ID}	Magnitude of differential input voltage	0.1		0.6	V
V _{IC}	Common-mode input voltage range, receiver	VID /2	2	2.4 – VID /2	V
T _A	Operating free-air temperature	-10		70	°C
V _N	Supply noise voltage, V _{CC}	-50		50	mV
f _c	Clock frequency	10		100	MHz



RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+}	Positive-going differential input threshold voltage				100	mV
V _{IT} _	Negative-going differential input threshold voltage		-100			mV
V_{OH}	High-level output voltage	I _{OH} = -4 mA	2.4			V
V_{OL}	Low-level output voltage	I _{OL} = 4 mA			0.4	V
V_{IK}	Input clamp voltage	I _I = -18 mA	-1.5	-0.8		V
I	Input current with integrated termination	$V_{I} = 0 \text{ V or } 2.4 \text{ V}, V_{CC} = 3.6 \text{ V}$	-45		45	μΑ
I _{I(OFF)}	Power-off input current	V _{CC} = 0 V, V _I = 2.4 V	-10		10	μA
R _T	Termination resistance	V_{ID} = 100 mV, V_{IC} = 0.05 V to 2.4 V	90	110	132	Ω
C _i	Input capacitance			2		pF

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

TRANSMITTER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
$ V_{OD} $	Differential output voltage magnitude	$R_L = 100 \Omega$	250	365	450	mV
$\Delta V_{OD} $	Change in differential output voltage magnitude between logic states		-35		35	mV
V _{OC(SS)}	Steady-state common-mode output voltage		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states		-35		35	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage			30	80	mV
I _{IH}	High-level input current	V _{IH} = 2 V			20	μΑ
I _{IL}	Low-level input current	V _{IL} = 0.8 V	-10		10	μΑ
V _{IK}	Input clamp voltage	I _I = -18 mA	-1.5	-0.8		V
	Chart singuit autout auronat	V_{O+} or $V_{O-} = 0 \text{ V}$	-24		24	A
los	Short-circuit output current	V _{OD} = 0 V	-12		12	mA
I _{O(OFF)}	Power-off output current	$V_{CC} = 0 \text{ V}, V_{O} = 2.4 \text{ V}$	-10		10	μΑ
C _i	Input capacitance			3		pF

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

TRANSMITTER SUPPLY CURRENT

PARAMETER		TEST CONDITIONS		MIN TYP(1)	MAX	UNIT
			f = 10 MHz	17	23	
I _{CC} Supply current (worst case)		f = 25 MHz	19	27		
	Cumply current (worst sees)	See Figure 1 and Figure 2	f = 40 MHz	22	30	
	Supply current (worst case)		f = 65 MHz	29	34	mA
			f = 85 MHz	34	45	
			f = 100 MHz	38	49	

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



RECEIVER SUPPLY CURRENT

PARAMETER		TEST CONDITIONS		MIN TYP(1)	MAX	UNIT
			f = 10 MHz	19	35	
		f = 25 MHz	27	42		
	Supply ourrent (worst sees)	See Figure 1 and Figure 3	f = 40 MHz	35	45	A
¹CC	I _{CC} Supply current (worst case)		f = 65 MHz	49	69	mA
			f = 85 MHz	60	81	
			f = 100 MHz	69	90	

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SUPPLY CURRENT⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN TYP	²⁾ MAX	UNIT
I _{CC(DIS)}	Disable supply current	TX/RX ENABLEs = GND	15	0 800	μA

⁽¹⁾ CMOS inputs have to connect to ground.

TRANSMITTER INPUT TIMING REQUIREMENTS

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{t(CLK)}	Transition time, CLK IN	See Figure 5	1.0		6.0 ⁽²⁾	ns
t _{c(CLK)}	Input clock period, CLK IN		10	Т	100	ns
t _{wH(CLK)}	Pulse duration, clock high, CLK IN	See Figure 6	0.35T	0.5T	0.65T	ns
t _{wL(CLK)}	Pulse duration, clock low, CLK IN		0.35T	0.5T	0.65T	ns
t _{t(EN)}	Transition time, TX ENABLE, TAx/TBx		1.5		6.0	ns

TRANSMITTER SWITCHING CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _r	LVDS Rise time	See Figure 4		0.38	0.7	ns
t _f	LVDS Fall time	See Figure 4		0.38	0.7	ns
t ₀	Output pulse position for bit 0		-0.8	0	0.8	
t ₁	Output pulse position for bit 1		13.49	14.29	15.09	
t ₂	Output pulse position for bit 2		27.77	28.57	29.37	
t ₃	Output pulse position for bit 3	f = 10 MHz, See Figure 12	42.06	42.86	43.66	ns
t ₄	Output pulse position for bit 4		56.34	57.14	57.94	
t ₅	Output pulse position for bit 5		70.63	71.43	72.23	
t ₆	Output pulse position for bit 6		84.91	85.71	86.51	
t ₀	Output pulse position for bit 0		-0.45	0	0.45	
t ₁	Output pulse position for bit 1		5.26	5.71	6.16	
t ₂	Output pulse position for bit 2		10.98	11.43	11.83	
t ₃	Output pulse position for bit 3	f = 25 MHz, See Figure 12	16.69	17.14	17.54	ns
t ₄	Output pulse position for bit 4		22.41	22.86	23.26	
t ₅	Output pulse position for bit 5		28.12	28.57	28.97	
t ₆	Output pulse position for bit 6		33.84	34.29	34.69	

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

⁽²⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) Regulate clock frequency lower than 50 MHz. $t_{t(CLK)max}$ = 1/f x 50% x 60%.



TRANSMITTER SWITCHING CHARACTERISTICS (continued)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP ⁽¹⁾	MAX	UNIT
t ₀	Output pulse position for bit 0			-0.25	0	0.25	·
t ₁	Output pulse position for bit 1		3.32	3.57	3.82	ı	
t ₂	Output pulse position for bit 2		6.89	7.14	7.39	ns	
t ₃	Output pulse position for bit 3	f = 40 MHz, See Figure 12	10.46	10.71	10.96		
t ₄	Output pulse position for bit 4		14.04	14.29	14.54		
t ₅	Output pulse position for bit 5		17.61	17.86	18.11	ı	
t ₆	Output pulse position for bit 6		21.18	21.43	21.68	ı	
t ₀	Output pulse position for bit 0			-0.20	0	0.20	·
t ₁	Output pulse position for bit 1			2.00	2.20	2.40	
t ₂	Output pulse position for bit 2			4.20	4.40	4.60	
t ₃	Output pulse position for bit 3	f = 65 MHz, See Figure 12		6.39	6.59	6.79	ns
t ₄	Output pulse position for bit 4			8.59	8.79	8.99	ı
t ₅	Output pulse position for bit 5			10.79	10.99	11.19	
t ₆	Output pulse position for bit 6		12.99	13.19	13.39		
t ₀	Output pulse position for bit 0			-0.15	0	0.15	·
t ₁	Output pulse position for bit 1			1.53	1.68	1.83	-
t ₂	Output pulse position for bit 2			3.21	3.36	3.51	
t ₃	Output pulse position for bit 3	f = 85 MHz, See Figure 12	4.89	5.04	5.19	ns	
t ₄	Output pulse position for bit 4		6.57	6.72	6.87		
t ₅	Output pulse position for bit 5			8.25	8.40	8.55	
t ₆	Output pulse position for bit 6		9.93	10.08	10.23		
t ₀	Output pulse position for bit 0			-0.2	0	0.2	
t ₁	Output pulse position for bit 1			1.23	1.43	1.63	-
t ₂	Output pulse position for bit 2			2.66	2.86	3.06	
t ₃	Output pulse position for bit 3	f = 100 MHz, See Figure 12	4.09	4.29	4.49	ns	
t ₄	Output pulse position for bit 4					5.91	
t ₅	Output pulse position for bit 5		6.94	7.14	7.34		
t ₆	Output pulse position for bit 6		8.37	8.57	8.77	ı	
t _{su}	TAx/TBx Setup time to CLK IN	f OF MULT or 100 MULT Coo	Figure 6	1			
t _h	TAx/TBx Hold time to CLK IN	f = 85 MHz or 100 MHz, See	rigure 6	0.25			ns
	CLK IN to TCLK± Propagation delay time		f = 10 MHz		1.0	2.98	
+		See Figure 7 and Figure 8 ⁽²⁾	f = 25 MHz		1.38	3.21	ne
τ _{pd} (TCC)		See Figure 7 and Figure 6	f = 85 MHz		1.60	3.78	ns
			f = 100 MHz		1.63	3.95	1
t _{jit(C-C)}	TCLK± Clock cycle-to-cycle jitter	f = 85 MHz or 100 MHz				50	ps
	Spread Spectrum Clock support; Modulation frequency with a linear profile (3)	f = 10 MHz				ı	
		f = 25 MHz	100			kHz	
SSCG		f = 40 MHz					
		f = 65 MHz	±2.5%/–5%			KI7Z	
		f = 85 MHz					
		f = 100 MHz					
t _{en(TPLL)}	Phase lock loop enable time	See Figure 9			10	ms	
t _{dis(T)}	Transmitter disable time	See Figure 11				100	ns

⁽²⁾ Measure from CLK IN rising edge or falling edge to immediately crossing point of differential TCLK±, 50% duty cycle input clock is assumed

⁽³⁾ Care must be taken to ensure t_{su} and t_h are met so input data are sampling correctly. This SSCG parameter only shows the performance of tracking spread spectrum clock applied to CLK IN pin, and reflects the result on TCLK+ and TCLK- pins.



RECEIVER SWITCHING CHARACTERISTICS

PARAMETER			TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	CMOS/I V/TTI Diag time	LK OUT	San Firmura 2		1.2	2.5	
t _r	CMOS/LVTTL Rise time	A or RB	See Figure 3		2.0	3.5	ns
	CMOS/IV/TTI Fall time	LK OUT	San Firmura 2		1.2	2.5	ns
t _f	CMOS/LVTTL Fall time	A or RB	See Figure 3		2.0	3.5	
t ₀	Input strobe position for bit 0			0.45	0.84	1.23	
t ₁	Input strobe position for bit 1			2.13	2.52	2.91	
t ₂	Input strobe position for bit 2			3.81	4.20	4.59	ns
t ₃	Input strobe position for bit 3		f = 85 MHz, See Figure 17	5.49	5.88	6.27	
t ₄	Input strobe position for bit 4			7.17	7.56	7.95	
t ₅	Input strobe position for bit 5			8.85	9.24	9.63	
t ₆	Input strobe position for bit 6			10.53	10.92	11.31	
t ₀	Input strobe position for bit 0			0.40	0.71	1.02	
t ₁	Input strobe position for bit 1			1.83	2.14	2.45	
t ₂	Input strobe position for bit 2			3.26	3.57	3.88	
t ₃	Input strobe position for bit 3 Input strobe position for bit 4 Input strobe position for bit 5		f = 100 MHz, See Figure 17	4.09	5.00	5.31	ns
t ₄				6.12	6.43	6.74	
t ₅				7.54	7.85	8.16	
t ₆	Input strobe position for bit 6			8.97	9.28	9.59	
	DA/DD + Oleannes (2)		f = 85 MHz, See Figure 18	300			
t _{SK}	RA/RB± Skew margin ⁽²⁾		f = 100 MHz, See Figure 18	200			ps
t _c	CLK OUT Typical period range			10	Т	100	ns
t _{wH}	CLK OUT Pulse duration, clock high			4.0	5	6.5	
t _{wL}	CLK OUT Pulse duration, clock low		f of Mile Cas Figure 42	4.0	5	6.5	ns
t _{su}	Rax/RBx Setup time to CLK OUT		f = 85 MHz, See Figure 13	3.0			
t _h	Rax/RBx Hold time to CLK OUT			3.5			
t _{wH}	CLK OUT Pulse duration, clock high			3.0		5.0	
t_{wL}	CLK OUT Pulse duration, clock low Rax/RBx Setup time to CLK OUT		(3.0		5.0	ns
t _{su}			f = 100 MHz, See Figure 13	2.0			
t _h	Rax/RBx Hold time to CLK OUT		1	2.5			
t _{pd(RCC)}	RCLK± to CLK OUT Propagation de	lay time	At T _A = 25°C, V _{CC} = 3.3 V, See Figure 14		6	9	ns
t _{en(RPLL)}	Receiver phase lock loop enable tim	е	See Figure 15			10	ms
t _{dis(R)}	Receiver disable time		See Figure 16			1	μs

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. Receiver skew margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 150 ps).



PARAMETER MEASUREMENT INFORMATION




Figure 1. Worst Case Test Pattern




Figure 2. LVDS Output Load




Figure 3. Receiver CMOS/LVTTL Output Load and Transition Times




Figure 4. Transmitter LVDS Transition Times




Figure 5. Transmitter Input Clock Transition Time






Figure 6. Transmitter Setup/Hold and High/Low Times (Falling Edge Strobe)




Figure 7. Transmitter Clock In to Clock Out Propagation Delay Time with R/F at V_{CC}




Figure 8. Transmitter Clock In to Clock Out Propagation Delay Time with R/F at GND




Figure 9. Transmitter Phase Lock Loop Enable Time






Figure 10. 14 Parallel TTL Data Inputs Mapped to LVDS Outputs




Figure 11. Transmitter Disable Time






Figure 12. Transmitter LVDS Output Pulse Position Measurement




Figure 13. Receiver Setup/Hold and High/Low Times




Figure 14. Receiver Clock In to Clock Out Propagation Delay Time






Figure 15. Receiver Phase Lock Loop Enable Time




Figure 16. Receiver Disable Time







Figure 17. Receiver LVDS Input Strobe Position



- C Setup and hold time (internal data sampling window) defined by t_{STPOS}(receiver input strobe position) min and max
- (2) t_n Transmitter output pulse position (min and max)
- (3) t_{SK} = Cable skew (type, length) + source clock jitter (cycle to cycle) (5) + ISI (inter-symbol interference) (6)
- (4) Cable skew typically 10 ps to 40 ps per foot, media dependent
- (5) Cycle-to-cycle jitter is less than 150 ps at 85 MHz
- (6) ISI is dependent on interconnect length; may be zero

Figure 18. Receiver LVDS Input Skew Margin



TYPICAL CHARACTERISTICS

RECEIVER AVERAGE SUPPLY CURRENT VS FREQUENCY




Figure 19.

TRANSMITTER AVERAGE SUPPLY CURRENT VS FREQUENCY




Figure 20.

TRANSMITTER CLOCK CYCLE-TO-CYCLE JITTER




Figure 21.

TRANSMITTER CLOCK CYCLE-TO-CYCLE JITTER vs FREQUENCY




Figure 22.



APPLICATION INFORMATION

Power Source Sequence

There is no power-on sequence restriction to V_{CC} , LVDS V_{CC} , and PLL V_{CC} . In most applications, it is recommended to apply the same power source with the separate power planes and decoupling bypass capacitor groups. Use inductors to connect the different power planes.

Transmitter/Receiver Clock/Data Sequencing

There is no special requirement to the sequence of the input clock/data and enable signals. The input clock/data can be inserted after the enable signal is active. It is not necessary to cycle the enable signal when the clock/data is stopped and reapplied, like with the case of changing video modes within a graphics controller. When TX ENABLE pin is pulled low, the LVDS outputs of a SN75LVDT1422 transmitter are high-impedance, the PLL is shut down, and the transmitter is reset. When RX ENABLE is pulled low, the single-ended outputs of a SN75LVDT1422 receiver are at low status, the PLL is shut down, and the receiver is reset.

Spread Spectrum Clock Support

The transmitter of the SN75LVDT1422 accepts spread spectrum clocking signal type inputs. The outputs accurately track spread spectrum clock/data inputs with modulation frequencies of up to 100 kHz (max) with either center spread of ±2.5% or down spread -5% deviations.

Receiver Failsafe Feature

The receiver input failsafe bias circuitry ensures a stable output with known status while the receiver inputs are left floating.

When the receiver enable pin is active and a valid clock signal appears at the clock input, all of the data outputs are high if the data inputs are floating or idle. When the receiver enable pin is active and the clock input is floating, the last valid state is maintained on the data channels if the inputs are floating or idle. When the receiver enable pin is inactive, both data and clock outputs are kept low without considering the input status.

In an application with an unused data input, it is recommended to leave it open.

Receiver Failsafe Summary

RX ENABLE	DATA CHANNEL STATUS	CLOCK CHANNEL STATUS	FAILSAFE RESULT		
KA ENABLE		CLOCK CHANNEL STATUS	DATA	CLOCK	
High	Floating/Idle	Valid clock signal	High	Clock	
High	Floating/Idle	Floating/Idle	Last state	Low	
Low	Don't Care	Don't Care	Low	Low	

Transmitter Input, Receiver Output Pins

The single-ended I/O pins and control input pins are compatible with LVCMOS and LVTTL levels only. These pins are not 5-V tolerant.

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN75LVDT1422PAG	Obsolete	Production	TQFP (PAG) 64	-	-	Call TI	Call TI	-10 to 70	LVDT1422
SN75LVDT1422PAGR	Obsolete	Production	TQFP (PAG) 64	-	-	Call TI	Call TI	-10 to 70	LVDT1422

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025