

SN75ALS172A 四路差分线路驱动器

1 特性

- 符合或超出 ANSI 标准 EIA/TIA-422-B、RS-485 以及 ITU 建议 V.11 的要求
- 高速高级低功耗肖特基电路
- 专为串行和并行应用中的 20Mbaud 运行而设计
- 适用于嘈杂环境中长总线上的多点传输
- 低电源电流要求：55mA (最大值)
- 宽正负输入/输出总线电压范围
- 驱动器输出容量：±60mA
- 热关断保护
- 驱动器正负电流限制
- 与 SN75172 在逻辑上可以互换

2 应用

- 电机驱动器
- 工厂自动化和控制

3 说明

SN75ALS172A 是一款具有三态差分输出的四路线路驱动器，符合 ANSI 标准 EIA/TIA-422-B、RS-485 以及 ITU 建议 V.11 的要求。该器件经优化，能够以高达 20Mbaud 的速率实现平衡多点总线传输。每个驱动器都具有较宽的正负共模输出电压范围，因此适用于嘈杂环境中的合用线应用。

SN75ALS172A 可提供正负电流限制和热关断功能，避免传输总线出现线路故障状况。在结温大概为 150°C 时发生关断。



SN75ALS172A 的工作温度范围是 0°C 至 70°C。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
SN75ALS172A	SOIC (DW , 20)	12.8mm x 10.3mm
	PDIP (N , 16)	19.3mm x 9.4mm

(1) 有关更多信息，请参阅节 10。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



A. 所示引脚编号适用于 N 封装。

逻辑图 (正逻辑)

† 此符号符合 ANSI/IEEE 标准 91-1984 和 IEC 出版物 617-12。



Table of Contents

1 特性	1	7 Detailed Description	9
2 应用	1	7.1 Device Functional Modes.....	9
3 说明	1	8 Device and Documentation Support	10
4 Pin Configuration and Functions	3	8.1 接收文档更新通知.....	10
5 Specifications	5	8.2 支持资源.....	10
5.1 Absolute Maximum Ratings.....	5	8.3 商标.....	10
5.2 Dissipation Rating Table.....	5	8.4 静电放电警告.....	10
5.3 Recommended Operating Conditions.....	5	8.5 术语表.....	10
5.4 Thermal Information.....	5	9 Revision History	10
5.5 Electrical Characteristics.....	6	10 Mechanical, Packaging, and Orderable	
5.6 Switching Characteristics.....	6	Information	10
6 Parameter Measurement Information	7		

4 Pin Configuration and Functions





图 4-1. N Package (Top View)

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
1A	1	I	Driver 1 input
1Y	2	O	Driver 1 output
1Z	3	O	Driver 1 inverted output
G	4	I	Active high enable all drivers
2Z	5	O	Driver 2 inverted output
2Y	6	O	Driver 2 output
2A	7	I	Driver 2 input
GND	8	–	Ground pin
3A	9	I	Driver 3 input
3Y	10	O	Driver 3 output
3Z	11	O	Driver 3 inverted output
$\overline{G}$	12	I	Active low enable all drivers
4Z	13	O	Driver 4 inverted output
4Y	14	O	Driver 4 output
4A	15	I	Driver 4 input
V _{CC}	16	–	Power pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.



A. NC - No internal connection

图 4-2. DW Package (Top View)

表 4-2. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
1A	1	I	Driver 1 input
1Y	2	O	Driver 1 output
NC	3	-	No internal connection
1Z	4	O	Driver 1 inverted output
G	5	I	Active high enable all drivers
2Z	6	O	Driver 2 inverted output
NC	7	-	No internal connection
2Y	8	O	Driver 2 output
2A	9	I	Driver 2 input
GND	10	-	Ground pin
3A	11	I	Driver 3 input
3Y	12	O	Driver 3 output
NC	13	-	No internal connection
3Z	14	O	Driver 3 inverted output
$\overline{G}$	15	I	Active low enable all drivers
4Z	16	O	Driver 4 inverted output
NC	17	-	No internal connection
4Y	18	O	Driver 4 output
4A	19	I	Driver 4 input
V _{CC}	20	-	Power pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage, see note ⁽²⁾	-0.3	7	V
V _I	Input voltage	-0.3	7	V
V _O	Output voltage range	-9	14	V
P _D	Continuous total dissipation	See Dissipation Rating Table		
T _{stg}	Storage temperature range	-65	150	°C
T _{LEAD}	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

5.2 Dissipation Rating Table

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DW	1125 mW	9 mW/°C	720 mW	585 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

5.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
High-level input voltage, V _{IH}	2			V
Low-level input voltage, V _{IL}			0.8	V
Common-mode output voltage, V _{OC}	-7		12	V
High-level output current, I _{OH}			-60	mA
Low-level output current, I _{OL}			60	mA
Operating free-air temperature, T _A	0		70	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DW (SOIC)	N (PDIP)	UNIT
		20-Pins	16-Pins	
R _{θJA}	Junction-to-ambient thermal resistance	66.8	60.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	34.4	48.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	39.7	40.6	°C/W
ψ _{JT}	Junction-to-top characterization parameter	8.9	27.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	39.0	40.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

5.5 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -18mA					-1.5	V
V _O	Output voltage	I _O = 0			0		6	V
V _{OD1}	Differential output voltage	I _o = 0			1.5		6	V
V _{OD2}	Differential output voltage	V _{CC} = 5V,	R _L = 100 Ω ,	See 图 6-1	1/2V _{OD1} or 2 ⁽²⁾			V
		R _L = 54 Ω ,	See 图 6-1		1.5	2.5	5	
V _{OD3}	Differential output voltage	See Note 2			1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage ⁽³⁾	R _L = 54 Ω or 100 Ω ,	See 图 6-1				±0.2	V
V _{OC}	Common-mode output voltage ⁽⁴⁾	R _L = 54 Ω or 100 Ω ,	See 图 6-1		-1		3	V
Δ V _{OC}	Change in magnitude of common-mode output voltage ⁽³⁾	R _L = 54 Ω or 100 Ω ,	See 图 6-1				±0.2	V
I _O	Output current with power off	V _{CC} = 0,	V _O = -7V to 12V				±100	μ A
I _{OZ}	High-impedance-state output current	V _O = -7V to 12V					±100	μ A
I _{IH}	High-level input current	V _I = 2.7V					20	μ A
I _{IL}	Low-level input current	V _I = 0.4V					-100	μ A
I _{OS}	Short-circuit output current	V _O = -7V to 12V					±250	mA
I _{CC}	Supply current (all drivers)	No load	Outputs enabled			36	55	mA
			Outputs disabled			15	30	

(1) All typical values are at $V_{CC} = 5\text{V}$ and $T_A = 25^\circ\text{C}$.

(2) The minimum V_{OD2} with a $100\ \Omega$ load is either $1/2 V_{OD1}$ or 2V , whichever is greater.

(3) $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

(4) In ANSI Standard EIA/TIA-422-B, V_{OC} , which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS} .

(5) See EIA Standard RS-485, 图 6-3-5, Test Termination Measurement 2.

5.6 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50\text{pF}$

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
$t_{d(OD)}$	Differential-output delay time	$R_L = 54\ \Omega,$	See 图 6-2	9	15	22	ns
t_{PZH}	Output enable time to high level	$R_L = 110\ \Omega,$	See 图 6-3	30	45	70	ns
t_{PZL}	Output enable time to low level	$R_L = 110\ \Omega,$	See 图 6-4	25	40	65	ns
t_{PHZ}	Output disable time from high level	$R_L = 110\ \Omega,$	See 图 6-3	10	20	35	ns
t_{PLZ}	Output disable time from low level	$R_L = 110\ \Omega,$	See 图 6-4	10	30	45	ns

(1) All typical values are at $V_{CC} = 5\text{V}$ and $T_A = 25^\circ\text{C}$.

6 Parameter Measurement Information






图 6-1. Differential and Common-Mode Output Voltages




- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, $Z_O = 50\Omega$, duty cycle = 50%, $t_f \leq 10\text{ns}$, $t_r \leq 10\text{ns}$.
- B. C_L includes probe and stray capacitance.

图 6-2. Differential Output Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, $Z_O = 50\Omega$, duty cycle = 50%, $t_f \leq 5\text{ns}$, $t_r \leq 5\text{ns}$.
- B. C_L includes probe and stray capacitance.
- C. To test the active-low enable $\overline{G}$, ground G and apply an inverted input waveform to $\overline{G}$.

图 6-3. Test Circuit and Voltage Waveforms, T_{PZH} and T_{PHZ}



- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, $Z_O = 50\Omega$, duty cycle = 50%, $t_f \leq 5\text{ns}$, $t_r \leq 5\text{ns}$.
- B. C_L includes probe and stray capacitance.

- C. To test the active-low enable $\overline{G}$, ground $\overline{G}$ and apply an inverted input waveform to $\overline{G}$.

图 6-4. Test Circuit and Voltage Waveforms, T_{PZL} and T_{PLZ}

7 Detailed Description

7.1 Device Functional Modes

表 7-1. Function Table (Each Driver)

INPUT ⁽¹⁾ A	ENABLES		OUTPUTS	
	G	$\bar{G}$	Y	Z
H	H	X	H	L
L	H	X	L	H
H	X	L	H	L
L	X	L	L	H
X	L	H	Z	Z

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)




图 7-1. Schematics of Inputs and Outputs

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.2 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

8.3 商标

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision D (April 1998) to Revision E (April 2024)	Page
• 更改了整个文档中的表格、图和交叉参考的编号格式.....	1
• Added the <i>Thermal Information</i> table.....	5
• Changed Note A in 图 6-2	7

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN75ALS172ADW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	0 to 70	75ALS172A
SN75ALS172ADWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS172A
SN75ALS172ADWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS172A
SN75ALS172AN	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS172AN
SN75ALS172AN.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS172AN

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS172ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS172ADWR	SOIC	DW	20	2000	356.0	356.0	45.0

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN75ALS172AN	N	PDIP	16	25	506	13.97	11230	4.32
SN75ALS172AN.A	N	PDIP	16	25	506	13.97	11230	4.32


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE





PINS ** DIM	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 -  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 -  The 20 pin end lead shoulder width is a vendor option, either half or full width.



4220724/A 05/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT



DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月