
SN75ALS171, SN75ALS171A TRIPLE DIFFERENTIAL BUS TRANSCEIVERS

SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995

- Three Bidirectional Transceivers
- Driver Meets or Exceeds the Requirements of ANSI EIA/TIA-422-B and RS-485 and ITU Recommendation V.11
- Two Skew Limits Available
- Designed to Operate Up to 20 Million Data Transfers per Second (FAST-20 SCSI)
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Pulse Skew . . . 5 ns Max
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Features Independent Driver Enables and Combined Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltages Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Positive- and Negative-Current Limiting
- Receiver Input Impedances . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±300 mV Max
- Receiver Input Hysteresis . . . 60 mV Typ
- Operates From a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection

DW OR J PACKAGE (TOP VIEW)



description

The SN75ALS171 and the SN75ALS171A triple differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines, and each driver meets ANSI Standards EIA/TIA-422-B and RS-485 and both the drivers and receivers meet ITU Recommendation V.11. The SN75ALS171A is designed for FAST-20 SCSI and can transmit or receive data pulses as short as 30 ns with a maximum skew of 5 ns.

The SN75ALS171 and the SN75ALS171A operate from a single 5-V power supply. The drivers and receivers have individual active-high and active-low enables, respectively, which can be externally connected together to function as a direction control. The driver differential output and the receiver differential input pairs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or V_{CC} is at 0 V. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The SN75ALS171 and the SN75ALS171A are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Function Tables

EACH DRIVER

INPUT	ENA	BLES	OUTPUTS		
D	DE	CDE	Α	В	
Н	Н	Н	Н	L	
L	Н	Н	L	Н	
Х	L	Χ	Z	Z	
X	X	L	Z	Z	

EACH RECEIVER

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.3 V	L	Н
$-0.3 \text{ V} < \text{V}_{\text{ID}} < 0.3 \text{ V}$	L	?
$V_{ID} \le -0.3 V$	L	L
X	Н	Z
Open	L	Н

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

AVAILABLE OPTIONS

SKEW LIMIT	PART NUMBER						
10 ns	SN75ALS171DW	SN75ALS171J					
5 ns	SN75ALS171ADW						




logic symbol†


CDE G5 1DE 5EN1 2DE 5EN2 10 3DE 5EN3 18 RE EN4 19 \triangleright 1▽ 1D 20 1▽ 1B 1 1R ▽ 4 ┚ 2▽ \triangleright 2A 2D 2▽ 2B 1 ▽ 4 2R П 12 3▽ \triangleright 3A 3D 13 3▽ 3B 3R ╜

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



schematics of inputs and outputs



SN75ALS171, SN75ALS171A TRIPLE DIFFERENTIAL BUS TRANSCEIVERS

SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	7 V
Voltage range at any bus terminal	7 V to 12 V
Enable input voltage, V _I	7 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW packa	ge 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING		
DW	1125 mW	9.0 mW/°C	720 mW		
J	1025 mW	8.2 mW/°C	656 mW		

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Voltage at any bus terminal (separately or common mode), V _I or V _{IC}	-7		12	V	
High-level input voltage, VIH	D, CDE, DE, and RE	2			V
Low-level input voltage, V _{IL}	D, CDE, DE, and RE			0.8	V
Differential input voltage, V _{ID} (see Note 2)	Differential input voltage, V _{ID} (see Note 2)				
High level output ourrent leve	Driver			-60	mA
High-level output current, IOH	Receiver			-400	μΑ
Lour lovel outbut outroot lo	Driver			60	A
Low-level output current, IOL	Driver -60 Receiver -400 Driver 60 Receiver 8		mA		
Operating free-air temperature, T _A	0		70	°C	

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS†	MIN	TYP‡	MAX	UNIT
٧ıĸ	Input clamp voltage	I _I = -18 mA				-1.5	V
Vo	Output voltage	I _O = 0		0		6	V
Vон	High-level output voltage	V _{CC} = 4.75 V, V _{IL} = 0.8 V,	$V_{IH} = 2 V$, $I_{OH} = -55 \text{ mA}$	2.7			V
VOL	Low-level output voltage	V _{CC} = 4.75 V, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 55 mA			1.7	V
VOD1	Differential output voltage	I _O = 0		1.5		6	V
V _{OD2}	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2 V _{OD1} or 2§	2.5	5	V
I OBZ		R _L = 54 Ω,	See Figure 1	1.5	2.5	5	
V _{OD3}	Differential output voltage	$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage¶					±0.2	V
Vac	Common-mode output voltage	$R_1 = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			3	V
Voc	Common-mode output voltage	11 = 34 22 01 100 22,	See rigure r			-1	V
Δ V _{OC}	Change in magnitude of common-mode output voltage¶					±0.2	V
Ю	Output current	Output disabled, See Note 3	V _O = 12 V			1	mA
		D and DE	V _O = -7 V	+	-	-0.8	
ΙΉ	High-level enable-input current	CDE	V _{IH} = 2.7 V	-		20 60	
		D and DE		+		-100	μΑ
IIL	Low-level enable-input current	CDE	V _{IL} = 0.4 V		-100 -900		
		V _O = -6 V	<u> </u>			-250	
		V _O = 0		+		-150	
los	Short-circuit output current	Vo = Vcc		1	-	250	mA
		V _O = 8 V		1		250	
			Outputs enabled		69	90	
ICC	Supply current	No load	Outputs disabled		57	78 mA	

The power-off measurement in ANSI Standard EIA/TIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.



[‡] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

[§] The minimum V_{OD2} with 100-W load is either 1/2 V_{OD2} or 2 V, whichever is greater.

[¶] Δ | V $_{OD}$ | and Δ | V $_{OC}$ | are the changes in magnitude of V $_{OD}$ and V $_{OC}$, respectively, that occur when the input is changed from a high level to a low level.

NOTE 3: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The EIA/TIA-422-B limit does not apply for a combined driver and receiver terminal.

SN75ALS171, SN75ALS171A TRIPLE DIFFERENTIAL BUS TRANSCEIVERS

SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST COND	MIN	TYP [†]	MAX	UNIT		
		ALS171	$R_L = 54 \Omega$,	See Figure 3,	3		13	
		ALS171A	$C_L = 50 \text{ pF}$		6		11	
^t d(OD) Dif	Differential output delay time	ALS171	$R_{L1} = R_{L3} = 165 \Omega$, $C_{L} = 60 pF$,	VTERM = 5 V, See Figure 6	3		13	ns
		ALS171A	$R_{L2} = 75 \Omega$	See Figure 0	6		11	
+	Pulse skew‡		R _L = 54 Ω , See Figure 3	C _L = 50 pF,		1	5	ns
^t sk(p)	Pulse Skew+		$R_{L1} = R_{L3} = 165 \Omega$, $C_{L} = 60 pF$,	R_{L2} = 75 Ω, See Figure 6		1	5	ns
	Skew limit§	ALS171	$R_L = 54 \Omega$,	C _L = 50 pF,			10	
t-1/(:>		ALS171A	See Figure 3				5	ns
tsk(lim)		ALS171	$R_{L1} = R_{L3} = 165 \Omega$,	$R_{L2} = 75 \Omega$,			10	113
		ALS171A	$C_L = 60 \text{ pF},$	See Figure 6			5	
			R_L = 54 Ω, See Figure 3	$C_L = 50 \text{ pF},$	3	8	13	
t _{t(OD)} Differential-output transition time			$R_{L1} = R_{L3} = 165 \Omega$, $C_{L} = 60 \text{ pF}$, See Figure 6	$R_{L2} = 75 \Omega,$ VTERM = 5 V,	3	8	13	ns
^t PZH	Output enable time to high level		$R_L = 110 \Omega$,	See Figure 4		30	50	ns
tPZL	Output enable time to low level		$R_L = 110 \Omega$,	See Figure 5		30	50	ns
^t PHZ	Output disable time from high level		$R_L = 110 \Omega$,	See Figure 4	3	8	13	ns
^t PLZ	Output disable time from low level		$R_L = 110 \Omega$,	See Figure 5	3	8	13	ns
tPDE	Differential-output enable time	ole time		$R_{L2} = 75 \Omega$,	8	30	45	ns
tPDZ	Differential-output disable time		$C_L = 60 \text{ pF},$	See Figure 7	5	10	45	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

SYMBOL EQUIVALENTS

DATA-SHEET PARAMETER	EIA/TIA-422-B	RS-485
VO	V _{oa} , V _{ob}	V _{oa} , V _{ob}
V _{OD1}	Vo	Vo
V _{OD2}	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
VOD3		V _t (Test Termination Measurement 2)
V _{test}		V _{tst}
Δ V _{OD}	$ \vee_{t} - \overline{\vee}_{t} $	$ \vee_{t} - \overline{\vee}_{t} $
Voc	V _{os}	V _{os}
Δ V _{OC}	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $
los	$ I_{sa} , I_{sb} $	
lo	$ I_{xa} , I_{xb} $	I _{ia} , I _{ib}

[‡] Pulse skew is defined as the |t_{d(ODL)}| of each channel. § Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one V_{CC} and operating temperature within the recommended operating conditions.

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	TEST CONDITIONS			MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	$V_0 = 2.7 V$,	$I_0 = -0.4 \text{ mA}$			0.3	V
VIT-	Negative-going input threshold voltage	$V_0 = 0.5 V$,	IO = 8 mA	-0.3‡			V
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})				60		mV
VIK	Enable-input clamp voltage	I _I = -18 mA				-1.5	V
VOH	High-level output voltage	V _{ID} = 300 mV, See Figure 8	$I_{OH} = -400 \mu A,$	2.7			V
VOL	Low-level output voltage	V _{ID} = -300 mV, See Figure 8	$I_{OL} = 8 \text{ mA},$			0.45	V
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$				±20	μΑ
1.	Line input current	Other input = 0 V,	V _I = 12 V			1	A
'	Line input current	See Note 4	V _I = -7 V			-0.8	mA
ΊΗ	High-level enable-input current	V _{IH} = 2.7 V				60	μΑ
Ι _Ι L	Low-level enable-input current	V _{IL} = 0.4 V				-300	μΑ
rį	Input resistance			12			kΩ
los	Short-circuit output current	$V_{ID} = 300 \text{ mV},$	VO = 0	-15		-85	mA
laa	Cumhi current	No load	Outputs enabled		69	90	mA
Icc	Supply current	INU IUdu	Outputs disabled		57	78	IIIA

 $[\]overline{\dagger}$ All typical values are at V_{CC} = 5 V and T_A = 25°C.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
	Propagation delay time, low- to high-level output	ALS171	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	9		19	20
^t PLH	Propagation delay time, low- to high-level output	ALS171A	$C_L = 15 \text{ pF},$	11		16	ns
	Propagation delay time, high- to low-level output	ALS171	$T_A = 25^{\circ}C$,	9		19	no
^t PHL	Propagation delay time, high- to low-level output	ALS171A	See Figure 9	11		16	ns
t _{sk(p)}	Pulse skew§		$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$		2	5	ns
	OL 15 M	ALS171	$C_L = 15 pF$,			10	
tsk(lim)	Skew limit [¶]	ALS171A	See Figure 9			5	ns
^t PZH	Output enable time to high level		C _L = 15 pF,		7	14	ns
tPZL	ZL Output enable time to low level		See Figure 10		7	14	ns
tPHZ	PHZ Output disable time from high level (C _L = 15 pF,		20	35	ns
tPLZ	Output disable time from low level		See Figure 10		8	17	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.



[‡] The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 4: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions.

[§] Pulse skew is defined as the |tpLH-tpHL| of each channel.

[¶] Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one V_{CC} and operating temperature within the recommended operating conditions.




Figure 1. Driver V_{OD} and V_{OC}






Figure 2. Driver V_{OD3}



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\tilde{f}} \leq$ 6 ns, $t_{\tilde{f}} \leq$ 7 ns, $t_{\tilde{f}} \leq$ 8 ns, $t_{\tilde{f}} \leq$ 9 ns, $t_{$


B. C_L includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f
 - B. C_L includes probe and jig capacitance.


Figure 4. Driver Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f
 - B. CL includes probe and jig capacitance.


Figure 5. Driver Test Circuit and Voltage Waveforms





- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f
 - B. C_L includes probe and jig capacitance.

Figure 6. Driver Test Circuit and Voltage Waveforms With Double-Differential-SCSI Termination for the Load



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 7 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f

B. C_L includes probe and jig capacitance.

Figure 7. Driver Differential-Enable and Disable Times With a Double-SCSI Termination






Figure 8. Receiver VOH and VOL



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $t_{O} =$ 50 t_{O}

B. C_L includes probe and jig capacitance.


Figure 9. Receiver Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $t_{O} = 50 \ \Omega$.
 - B. C_L includes probe and jig capacitance.

Figure 10. Receiver Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS



DRIVER






Figure 13

TYPICAL CHARACTERISTICS




RECEIVER
HIGH-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE



4 Figure 15

VOH - High-Level Output Voltage - V



10

15

I_{OL} – Low-Level Output Current – mA Figure 16

20

25

30

0

RECEIVER
LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE






Figure 17

TYPICAL CHARACTERISTICS



APPLICATION INFORMATION



NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 20. Typical Application Circuit




Figure 21. Typical Differential SCSI Application Circuit

APPLICATION INFORMATION




Figure 22. Typical Differential SCSI Bus Interface Implementation



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN75ALS171ADW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS171A
SN75ALS171ADW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS171A
SN75ALS171DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS171
SN75ALS171DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS171
SN75ALS171DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS171
SN75ALS171DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS171

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
L	SN75ALS171DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 23-May-2025




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	SN75ALS171DWR	SOIC	DW	20	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75ALS171ADW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75ALS171ADW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75ALS171DW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75ALS171DW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6



SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025