

# **DUAL DIFFERENTIAL DRIVERS AND RECEIVERS**

Check for Samples: SN7534050, SN7534051

#### **FEATURES**


- Meet or Exceed Standards TIA/EIA-422-B and ITU Recommendation V.11
- Operate From Single 5-V Power Supply
- Driver Positive and Negative Current Limiting


Receiver Input Sensitivity: ±200mV

Receiver Input Impedance: 12 kΩ Min


Driver 3-State Outputs

Receiver 3-State Outputs (SN7534050 Only)





# SN7534051...N OR NS PACKAGE (TOP VIEW)



#### **DESCRIPTION**

The SN7534050 and SN7534051 dual differential drivers and receivers are monolithic integrated circuits designed to meet the requirements of ANSI standards TIA/EIA-422-B and ITU Recommendations V.11.

The driver outputs provide limiting for both positive and negative currents and thermal shutdown protection from line fault conditions on transmission bus line.

The SN7534050 combines dual 3-state differential drivers and dual 3-state differential input receivers. The drivers and receivers have active-high and active-low enables, respectively which can be externally connected together to function as direction control. SN7534051 drivers each have an individual active-high enable.

#### ORDERING INFORMATION

T <sub>A</sub>	P/	ACKAGE <sup>(1) (2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN7534050N	SN7534050N
	COD NC	Tube of 50	SN7534050NS	SN7534050
2000 +- 0500	SOP – NS	Reel of 2000	SN7534050NSR	SN7534050
–20°C to 85°C	PDIP – N	Tube of 25	SN7534051N	SN7534051N
	COD NC	Tube of 50	SN7534051NS	SN7534051
	SOP – NS	Reel of 2000	SN7534051NSR	SN7534051

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>(2)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



#### **FUNCTION TABLES**

### Table 1. SN7534050, SN7534051 Each Driver<sup>(1)</sup>

INPUT	INPUT ENABLE		PUTS
D	DE	Υ	Z
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z

H = high level, L = low level,
 X = irrelevant, Z = high impedance (off)

# Table 2. SN7534050 Each Receiver<sup>(1)</sup>

DIFFERENTIAL INPUTS, A-B	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{ID} \leq -0.2 \text{ V}$	L	L
X	Н	Z

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


Table 3. SN7534051 Each Receiver<sup>(1)</sup>


DIFFERENTIAL INPUTS, A-B	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	?
V <sub>ID</sub> ≤ -0.2 V	L

(1) H = high level, L = low level, ? = indeterminate




#### **LOGIC DIAGRAMS**






# **SCHEMATIC OF INPUTS**



All resistor values are nominal.



# **SCHEMATIC OF OUTPUTS**



All resistor values are nominal.

# Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>			7	V
VI	Input voltage	DE, RE, D inputs		7	V
Vi	Receiver input voltage	A or B inputs		±25	V
$V_{ID}$	Receiver differential output voltage <sup>(3)</sup>			±25	V
Vo	Driver output voltage range		-10	15	V
I <sub>OL</sub>	Receiver low-level output current			50	mA
0	Dealer at the world in a dealer (4)	N package		7 7 ±25 ±25 15 50 66 68 0 85	0C AA/
$\theta_{JA}$	Package thermal impedance (4)	NS package		68	°C/W
	Operating free-air temperature range		-20	85	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C
	Lead temperature, 1.6 mm (1/16 in) from (	case for 10 s		260	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Submit Documentation Feedback

Copyright © 2007–2013, Texas Instruments Incorporated

<sup>(2)</sup> All voltages, except differential input voltage, are with respect to the network GND.

<sup>(3)</sup> Differential input voltage is measured at the noninverting terminal, with respect to the inverting terminal.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

www.ti.com

#### **Recommended Operating Conditions**

				MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage			4.75	5	5.25	V
$V_{IH}$	High-level input voltage	DE <u>DE</u> D		2			V
V <sub>IL</sub>	Low-level input voltage	DE, RE, D	DE, RE, D			8.0	V
V <sub>IC</sub>	Common-mode input voltage <sup>(1)</sup>	Receiver				±7	V
V <sub>ID</sub>	Differential input voltage	Receiver				±12	V
	Lligh lovel output ourrent	Driver				40	mA
IOH	High-level output current	Receiver			± -4	-400	μΑ
	Lavidaval avtavt avasat	Driver			-40		A
I <sub>OL</sub>	Low-level output current	Receiver				16	mA
T <sub>A</sub>	Operating free-air temperature			-20		85	°C

<sup>(1)</sup> Refer to TIA/EIA-422-B for exact conditions.

#### **DRIVER SECTION**

#### **Electrical Characteristics**

over recommended supply voltage and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0	0.8 V, I <sub>OH</sub> = -20 mA	3.7			V
V <sub>OL</sub>	Low-level output voltage	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0	0.8 V, I <sub>OL</sub> = 20 mA		1.1		V
V <sub>OD1</sub>	Differential output voltage	$I_O = 0 \text{ mA}$		1.5		6	V
$V_{OD2}$	Differential output voltage <sup>(2)</sup>	$R_L = 100 \Omega$ ,	See Figure 1	2			V
$\Delta V_{OD}$	Change in magnitude of differential output voltage (2)	$R_L = 100 \Omega$ ,	See Figure 1			±0.4	V
V <sub>oc</sub>	Common-mode output voltage <sup>(2)</sup>	$R_L = 100 \Omega$ ,	See Figure 1			±3	V
ΔV <sub>OC</sub>	Change in magnitude of differential common-mode voltage (2)	$R_L = 100 \Omega$ ,	See Figure 1			±0.4	V
	0.1	V 0 V	V <sub>O</sub> = 6 V			100	^
I <sub>off</sub>	Output current with power off <sup>(2)</sup>	$V_{CC} = 0 V$	V <sub>O</sub> = -0.25 V			-100	μA
l <sub>OZ</sub>	High-impedance-state output current	$V_0 = -0.25 \text{ V to}$	6 V			±100	μΑ
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 2.7 V				20	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4 V				-100	μΑ
los	Short-circuit output current <sup>(2)</sup> (3)	$V_O = V_{CC}$ or GNI	)	-30		-150	mA
	Complex compact (total and long)	Nalaad	Output enabled		80	110	A
I <sub>CC</sub>	Supply current (total package)	No load	Output disabled	50		80	mA

All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25 °C. Refer to TIA-EIA-422-B for exact conditions.

Copyright © 2007–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



# **Switching Characteristics**

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d(OD)</sub>	Differential output delay time	$R_L = 100 \Omega$ , $C_L = 50 pF$ , See Figure 3		20	25	ns
$t_{t(OD)}$	Differential output transition time	$R_L = 100 \Omega$ , $C_L = 50 pF$ , See Figure 3		27	35	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	$R_L = 27 \Omega$ , See Figure 4		20	25	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	$R_L = 27 \Omega$ , See Figure 4		20	25	ns
t <sub>PZH</sub>	Output enable time to high level	$R_L = 110 \Omega$ , See Figure 5		80	120	ns
t <sub>PZL</sub>	Output enable time to low level	$R_L = 110 \Omega$ , See Figure 6		40	60	ns
t <sub>PHZ</sub>	Output disable time from high level	$R_L = 110 \Omega$ , See Figure 5		90	120	ns
t <sub>PLZ</sub>	Output disable time from low level	$R_L = 110 \Omega$ , See Figure 6		30	45	ns

#### RECEIVER SECTION

### **Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage, dif	ferential input					0.2	V
$V_{IT-}$	Negative-going input threshold voltage, d	ifferential input			-0.2 <sup>(2)</sup>			V
$V_{hys}$	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )					50		mV
V <sub>IK</sub>	Input clamp voltage, RE	SN7534050	I <sub>I</sub> = -18 mA				-1.5	V
V <sub>OH</sub>	High-level output voltage		V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -400 μA,	See Figure 2	2.7			V
V	Low lovel output voltage		$V_{ID} = -200 \text{ mV},$	$I_{OL} = 8 \text{ mA}$			0.45	V
V <sub>OL</sub>	Low-level output voltage		See Figure 2	$I_{OL} = 16 \text{ mA}$			0.5	<b>v</b>
I <sub>OZ</sub>	High-impedance-state output current	SN7534050	V <sub>O</sub> = 0.4 V to 2.4 V				±20	μA
	Line toward comment	·	Other leaves of O.V.	V <sub>I</sub> = 10 V			1.5	
I <sub>I</sub>	Line input current		Other input at 0 V	V <sub>I</sub> = -10 V			-2.5	mA
I <sub>IH</sub>	High-level enable input current, RE	SN7534050	V <sub>IH</sub> = 2.7 V				20	μA
I <sub>IL</sub>	Low-level enable input current, RE	SN7534050	V <sub>IL</sub> = 0.4 V				-100	μA
ri	Input resistance				12			kΩ
los	Short circuit output current				-15		-85	mA
$I_{CC}$	Supply current (total package)		No load, enabled			80	110	mA

# **Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-le	$V_{ID}$ = 1.5 V, $C_L$ = 15 pF, See Figure 7		20	35	ns	
t <sub>PHL</sub>	Propagation delay time, high- to low-le	evel output	$V_{ID} = 1.5 \text{ V}, C_L = 15 \text{ pF},$ See Figure 7		22	35	ns
t <sub>PZH</sub>	Output enable time to high level	SN7534050	C <sub>L</sub> = 15 pF, see Figure 8		17	25	ns
$t_{PZL}$	Output enable time to low level	SN7534050	C <sub>L</sub> = 15 pF, See Figure 8		20	27	ns
t <sub>PHZ</sub>	Output disable time from high level	SN7534050	C <sub>L</sub> = 15 pF, See Figure 8		25	40	ns
t <sub>PLZ</sub>	Output disable time from low level	SN7534050	C <sub>L</sub> = 15 pF, See Figure 8		30	40	ns

Submit Documentation Feedback

All typical values are at  $V_{CC} = 5$  V and  $T_A = 25$ °C. The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels.



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit,  $V_{\text{OD}}$  and  $V_{\text{OC}}$ 




Figure 2. Receiver Test Circuit,  $V_{OH}$  and  $V_{OL}$ 

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r = t_r \leq$  6 ns.




Figure 3. Driver Test Circuit and Voltage Waveforms,  $t_{\text{d(OD)}}$  and  $t_{\text{t(OD)}}$ 

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r = t_r \leq$  6 ns.



# PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Driver Test Circuit and Voltage Waveforms,  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$ 

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r = t_r \leq$  6 ns.




Figure 5. Driver Test Circuit and Voltage Waveforms,  $$t_{\mbox{\scriptsize PZH}}$$  and  $$t_{\mbox{\scriptsize PHZ}}$$ 

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r = t_r \leq$  6 ns.




Figure 6. Driver Test Circuit and Voltage Waveforms,  $t_{\text{PZL}}$  and  $t_{\text{PLZ}}$ 

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r = t_r \leq$  6 ns.



#### PARAMETER MEASUREMENT INFORMATION (continued)





Figure 7. Receiver Test Circuit and Voltage Waveforms,  $$t_{\rm PLH}$$  and  $t_{\rm PHL}$ 

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_r = t_r \leq$  6 ns.






Figure 8. Receiver Test Circuit and Voltage Waveforms, t<sub>PZH</sub>, t<sub>PLZ</sub>, t<sub>PHZ</sub>, t<sub>PLZ</sub> (SN7534050)

Copyright © 2007–2013, Texas Instruments Incorporated

Submit Documentation Feedback

# SLLS833A -MAY 2007-REVISED APRIL 2013



# **REVISION HISTORY**

Cł	hanges from Original (May 2007) to Revision A	Page
•	Updated document format from QS to DocZone.	1
•	Updated ORDERING INFORMATION table.	1

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN7534050N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-20 to 85	SN7534050N
SN7534050N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-20 to 85	SN7534050N
SN7534050NS	Active	Production	SOP (NS)   16	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-25 to 85	SN7534050
SN7534050NS.A	Active	Production	SOP (NS)   16	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-25 to 85	SN7534050
SN7534050NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-20 to 85	SN7534050
SN7534050NSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-20 to 85	SN7534050
SN7534051N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-20 to 85	SN7534051N
SN7534051N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-20 to 85	SN7534051N
SN7534051NS	Active	Production	SOP (NS)   16	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-20 to 85	SN7534051
SN7534051NS.A	Active	Production	SOP (NS)   16	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-20 to 85	SN7534051
SN7534051NSR	Obsolete	Production	SOP (NS)   16	-	-	Call TI	Call TI	-20 to 85	SN7534051

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

# TAPE AND REEL INFORMATION





_	Tanana and a same and a same and a same and a same a s
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN7534050NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




# \*All dimensions are nominal

Г	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Г	SN7534050NSR	SOP	NS	16	2000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

# **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN7534050N	N	PDIP	16	25	506	13.97	11230	4.32
SN7534050N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN7534050NS	NS	SOP	16	50	530	10.5	4000	4.1
SN7534050NS.A	NS	SOP	16	50	530	10.5	4000	4.1
SN7534051N	N	PDIP	16	25	506	13.97	11230	4.32
SN7534051N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN7534051NS	NS	SOP	16	50	530	10.5	4000	4.1
SN7534051NS.A	NS	SOP	16	50	530	10.5	4000	4.1



SOP



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




# NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025