

## SN751177、SN751178 双路差分驱动器和接收器

### 1 特性

- 符合或超出 ANSI 标准 TIA/EIA-422-B 和 TIA/EIA-485-A 以及 ITU 建议 V.10 和 V.11 的要求
- 适用于嘈杂环境中长总线上的多点总线传输
- 驱动器正负电流限制
- 热关断保护
- 驱动器三态输出
- 接收器共模输入电压范围为 -12V 至 12V
- 接收器输入灵敏度： $\pm 200\text{mV}$
- 接收器迟滞： $50\text{mV}$  (典型值)
- 接收器输入阻抗： $12\text{k}\Omega$  (最小值)
- 接收器三态输出 (仅限 SN751177)
- 由 5V 单电源供电

### 2 应用

- 电机驱动器
- 工厂自动化
- 楼宇自动化

### 3 说明

SN751177 和 SN751178 双路差分驱动器和接收器是单片集成电路，专为速率高达 10Mbps 的平衡多点总线传输而设计。这些器件旨在提高长总线线路上全双工数据通信性能，符合 ANSI 标准 TIA/EIA-422-B 和 TIA/EIA-485-A 以及 ITU 建议 V.10 和 V.11。

SN751177 和 SN751178 驱动器输出可提供正负电流限制和热关断功能，避免传输总线出现线路故障状况。

该接收器具有至少  $12\text{k}\Omega$  的高输入阻抗，在 -12V 至 12V 的共模输入电压范围内的输入灵敏度为  $\pm 200\text{mV}$ ，典型输入迟滞为  $50\text{mV}$ 。失效防护设计可确保在接收器输入处于开路状态时，接收器输出始终为高电平。



SN751177 和 SN751178 的额定工作温度范围为  $-20^\circ\text{C}$  至  $85^\circ\text{C}$ 。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
SN751177	PDIP (N, 16)	19.3mm x 9.4mm
SN751178	SO (NS, 16)	10.2mm x 7.8mm

(1) 有关更多信息，请参阅节 10。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



<sup>†</sup> 这些符号符合 ANSI/IEEE 标准 91-1984 和 IEC 出版物 617-12。



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	7.1 Device Functional Modes.....	<b>12</b>
<b>2 应用</b> .....	<b>1</b>	<b>8 Device and Documentation Support</b> .....	<b>14</b>
<b>3 说明</b> .....	<b>1</b>	8.1 Documentation Support.....	14
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	8.2 接收文档更新通知.....	14
<b>5 Specifications</b> .....	<b>5</b>	8.3 支持资源.....	14
5.1 Absolute Maximum Ratings.....	5	8.4 Trademarks.....	14
5.2 Thermal Information.....	5	8.5 静电放电警告.....	14
5.3 Recommended Operating Conditions.....	5	8.6 术语表.....	14
5.4 Driver Sections.....	6	<b>9 Revision History</b> .....	<b>14</b>
5.5 Receiver Sections.....	7	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>14</b>
<b>6 Parameter Measurement Information</b> .....	<b>9</b>		
<b>7 Detailed Description</b> .....	<b>12</b>		

## 4 Pin Configuration and Functions





图 4-1. SN751177: N or NS Package (Top View)

NAME	PIN		TYPE	DESCRIPTION
	PDIP	SO		
1A	2	2	I	RS422 differential input (non-inverting) to receiver 1
2A	6	6	I	RS422 differential input (non-inverting) to receiver 2
1B	1	1	I	RS422 differential input (inverting) to receiver 1
2B	7	7	I	RS422 differential input (inverting) to receiver 2
1D	15	15	I	Logic data input to RS422 driver 1
2D	9	9	I	Logic data input to RS422 driver 2
DE	12	12	I	Driver enable (active high)
GND	8	8	—	Device ground pin
1R	3	3	O	Logic data output of RS422 receiver 1
2R	5	5	O	Logic data output of RS422 receiver 2
RE	4	4	I	Receiver enable pin (active low)
V <sub>CC</sub>	16	16	—	Power supply
1Y	14	14	O	RS-422 differential (non-inverting) driver output 1
2Y	10	10	O	RS-422 differential (non-inverting) driver output 2
1Z	13	13	O	RS-422 differential (inverting) driver output 1
2Z	11	11	O	RS-422 differential (inverting) driver output 2



**图 4-2. SN751178: N or NS Package (Top View)**

NAME	PIN		TYPE	DESCRIPTION
	PDIP	SO		
1A	2	2	I	RS422 differential input (non-inverting) to receiver 1
2A	6	6	I	RS422 differential input (non-inverting) to receiver 2
1B	1	1	I	RS422 differential input (inverting) to receiver 1
2B	7	7	I	RS422 differential input (inverting) to receiver 2
1D	15	15	I	Logic data input to RS422 driver 1
2D	9	9	I	Logic data input to RS422 driver 2
1DE	4	4	I	Driver 1 enable (active high)
2DE	12	12	I	Driver 2 enable (active high)
GND	8	8	—	Device ground
1R	3	3	O	Logic data output of RS422 receiver 1
2R	5	5	O	Logic data output of RS422 receiver 2
V <sub>CC</sub>	16	16	—	Power supply
1Y	14	14	O	RS-422 differential (non-inverting) driver output 1
2Y	10	10	O	RS-422 differential (non-inverting) driver output 2
1Z	13	13	O	RS-422 differential (non inverting) driver output 1
2Z	11	11	O	RS-422 differential (non inverting) driver output 2

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage, (see note <sup>(2)</sup> )		7	V
V <sub>I</sub>	Input voltage, (DE, RE, and D inputs)		7	V
V <sub>I</sub>	Receiver input voltage range, (A or B inputs)	-25	25	V
V <sub>ID</sub>	Receiver differential input voltage range, (see note <sup>(3)</sup> )	-25	25	V
V <sub>O</sub>	Driver output voltage range	-10	15	V
I <sub>OL</sub>	Receiver low-level output current		50	mA
T <sub>stg</sub>	Storage temperature range	-65	150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential input voltage, are with respect to the network ground terminal.
- (3) Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

### 5.2 Thermal Information

THERMAL METRIC <sup>(1)</sup>		N	NS	UNIT
		16-PINS	16-PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	60.6	88.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	48.1	46.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	40.6	50.7	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	27.5	13.5	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	40.3	50.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.
- (2) The package thermal impedance is calculated in accordance with JEDEC 51, except for through-hole packages, which use a trace length of zero.

### 5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	DE, RE, and D inputs	2			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
Common-mode output voltage, V <sub>OC</sub>	Driver	-7 <sup>(1)</sup>		12	V
High-level output current, I <sub>OH</sub>				-60	mA
Low-level output current, I <sub>OL</sub>				60	mA
Common-mode input voltage, V <sub>IC</sub>	Receiver			±12	V
Differential input voltage, V <sub>ID</sub>				±12	V
High-level output current, I <sub>OH</sub>				-400	μA
Low-level output current, I <sub>OL</sub>				16	mA

### 5.3 Recommended Operating Conditions (续)

	MIN	NOM	MAX	UNIT
Operating free-air temperature, $T_A$	-20		85	°C

- (1) The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.

### 5.4 Driver Sections

#### 5.4.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IK}$	Input clamp voltage	$I_I = -18\text{mA}$					-1.5	V
$V_{OH}$	High-level output voltage	$V_{IH} = 2\text{V}$ ,	$V_{IL} = 0.8\text{V}$ ,	$I_{OH} = -33\text{mA}$		3.7		V
$V_{OL}$	Low-level output voltage	$V_{IH} = 2\text{V}$ ,	$V_{IL} = 0.8\text{V}$ ,	$I_{OH} = 33\text{mA}$		1.1		V
$ V_{OD1} $	Differential output voltage	$I_O = 0$			1.5		6	V
$ V_{OD2} $	Differential output voltage	$R_L = 100\ \Omega$ ,	See 图 6-1		2 or 1/2 $V_{OD1}$ <sup>(2)</sup>			V
		$R_L = 54\ \Omega$ ,	See 图 6-1		1.5		5	
$V_{OD3}$	Differential output voltage	See Note 4			1.5		5	V
$\Delta V_{OD} $	Change in magnitude of differential output voltage (see Note 5)						$\pm 0.2$	V
$V_{OC}$	Common-mode output voltage	$R_L = 54\ \Omega$ or $100\ \Omega$ ,	See 图 6-1		$-1$ <sup>(3)</sup>		3	V
$\Delta V_{OC} $	Change in magnitude of common-mode output voltage (see Note 5)						$\pm 0.2$	V
$I_O$	Output current with power off	$V_{CC} = 0$ ,	$V_O = -7\text{V}$ to $12\text{V}$				$\pm 100$	$\mu\text{A}$
$I_{OZ}$	High-impedance-state output current	$V_O = -7\text{V}$ to $12\text{V}$					$\pm 100$	$\mu\text{A}$
$I_{IH}$	High-level input current	$V_{IH} = 2.7\text{V}$					20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = 0.4\text{V}$					-100	$\mu\text{A}$
		$V_O = -7\text{V}$					-250	
$I_{OS}$	Short-circuit output current (see Note 6)	$V_O = V_{CC}$					250	mA
		$V_O = 12\text{V}$					250	
$I_{CC}$	Supply current	No load	Outputs enabled			80	110	mA
			Outputs disabled			50	80	

- (1) All typical values are at  $V_{CC} = 5\text{V}$  and  $T_A = 25^\circ\text{C}$ .  
(2) The minimum  $V_{OD2}$  with a  $100\ \Omega$  load is either  $1/2 V_{OD1}$  or  $2\text{V}$ , whichever is greater.  
(3) The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.  
(4) See TIA/EIA-485-A 图 6-3.5, Test Termination Measurement 2  
(5)  $\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.  
(6) Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

#### 5.4.2 Switching Characteristics

at  $V_{CC} = 5\text{V}$ ,  $C_L = 50\text{pF}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{d(OD)}$	Differential output delay time	$R_L = 54\ \Omega$ ,	See 图 6-3		20	25	ns
$t_{t(OD)}$	Differential output transition time				27	35	ns
$t_{PLH}$	Propagation delay time, low- to high-level output	$R_L = 27\ \Omega$ ,	See 图 6-4		20	25	ns
$t_{PHL}$	Propagation delay time, high- to low-level output				20	25	ns

### 5.4.2 Switching Characteristics (续)

at  $V_{CC} = 5V$ ,  $C_L = 50pF$ ,  $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PZH}$	Output enable time to high level	$R_L = 110 \Omega$ ,	See 图 6-5		80	120	ns
$t_{PZL}$	Output enable time to low level	$R_L = 110 \Omega$ ,	See 图 6-6		40	60	ns
$t_{PHZ}$	Output disable time from high level	$R_L = 110 \Omega$ ,	See 图 6-5		90	120	ns
$t_{PLZ}$	Output disable time from low level	$R_L = 110 \Omega$ ,	See 图 6-6		30	45	ns

### 5.4.3 Symbol Equivalents

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
$ V_{OD1} $	$V_O$	$V_O$
$ V_{OD2} $	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
$ V_{OD3} $		$V_t$ (Test Termination Measurement 2)
$\Delta  V_{OD} $	$  V_t  -  \bar{V}_t  $	$  V_t  -  \bar{V}_t  $
$V_{OC}$	$ V_{OS} $	$ V_{OS} $
$\Delta  V_{OC} $	$ V_{OS} - \bar{V}_{OS} $	$ V_{OS} - \bar{V}_{OS} $
$I_{OS}$	$ I_{sa} ,  I_{sb} $	
$I_O$	$ I_{xa} ,  I_{xb} $	$I_{ia}, I_{ib}$

## 5.5 Receiver Sections

### 5.5.1 Electrical Characteristics

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IT+}$	Positive-going input threshold voltage	$V_O = 2.7V$ ,	$I_O = -0.4mA$			0.2	V
$V_{IT-}$	Negative-going input threshold voltage	$V_O = 0.5V$ ,	$I_O = 16mA$	-0.2 <sup>(2)</sup>			V
$V_{hys}$	Input hysteresis voltage ( $V_{IT+} - V_{IT-}$ )				50		mV
$V_{IK}$	Enable clamp voltage	SN751177	$I_I = -18mA$			-1.5	V
$V_{OH}$	High-level output voltage		$V_{ID} = 200mV$ ,	$I_{OH} = -400 \mu A$	2.7		V
$V_{OL}$	Low-level output voltage		$V_{ID} = -200mV$	$I_{OL} = 8mA$		0.45	V
				$I_{OL} = 16mA$		0.5	
$I_{OZ}$	High-impedance-state output current	SN751177	$V_O = 0.4V$ to $2.4V$			$\pm 20$	$\mu A$
$I_I$	Line input current (see Note 7)		Other input at 0V	$V_I = 12V$		1	mA
				$V_I = -7V$		-0.8	
$I_{IH}$	High-level enable input current	SN751177	$V_{IH} = 2.7V$			20	$\mu A$
$I_{IL}$	Low-level enable input current	SN751177	$V_{IL} = 0.4V$			-100	$\mu A$
$I_{OS}$	Short-circuit output current (see Note 6)			-15		-85	$\mu A$
$I_{CC}$	Supply current		No load,		80	110	mA
$r_i$	Input resistance				12		k $\Omega$

- (1) All typical values are at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$ .
- (2) The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.
- (3) Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
- (4) Refer to ANSI Standards TIA/EIA-422-B, TIA/EIA-423-A, and TIA/EIA-485-A for exact conditions.

## 5.5.2 Switching Characteristics

at  $V_{CC} = 5V$ ,  $C_L = 15pF$ ,  $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low- to high-level output	$V_{ID} = -1.5V$ to $1.5V$ ,	See 图 6-7		20	35	ns
$t_{PHL}$	Propagation delay time, high- to low-level output				22	35	ns
$t_{PZH}$	Output enable time to high level				17	25	ns
$t_{PZL}$	Output enable time to low level	SN751177	See 图 6-8		20	27	ns
$t_{PHZ}$	Output disable time from high level				25	40	ns
$t_{PLZ}$	Output disable time from low level				30	40	ns

## 6 Parameter Measurement Information




图 6-1. Driver Test Circuit,  $v_{OD}$  And  $v_{OC}$






图 6-2. Receiver Test Circuit,  $v_{OH}$  And  $v_{OL}$




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.  
B. The pulse generator has the following characteristics:  $PRR \leq 1\text{MHz}$ , 50% duty cycle,  $Z_O = 50\ \Omega$ ,  $t_r \leq 6\text{ns}$ ,  $t_f \leq 6\text{ns}$ .

图 6-3. Driver Differential Output-Delay and Transition-Time Test Circuit and Voltage Waveforms




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.  
B. The pulse generator has the following characteristics:  $PRR \leq 1\text{MHz}$ , 50% duty cycle,  $Z_O = 50\ \Omega$ ,  $t_r \leq 6\text{ns}$ ,  $t_f \leq 6\text{ns}$ .

图 6-4. Driver Propagation-Time Test Circuit and Voltage Waveforms




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $PRR \leq 1\text{MHz}$ , 50% duty cycle,  $Z_O = 50\ \Omega$ ,  $t_r \leq 6\text{ns}$ ,  $t_f \leq 6\text{ns}$ .

图 6-5. Driver Enable- and Disable-Time Test Circuit and Voltage Waveforms




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $PRR \leq 1\text{MHz}$ , 50% duty cycle,  $Z_O = 50\ \Omega$ ,  $t_r \leq 6\text{ns}$ ,  $t_f \leq 6\text{ns}$ .

图 6-6. Driver Enable- and Disable-Time Test Circuit and Voltage Waveforms




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $PRR \leq 1\text{MHz}$ , 50% duty cycle,  $Z_O = 50\ \Omega$ ,  $t_r \leq 6\text{ns}$ ,  $t_f \leq 6\text{ns}$ .

图 6-7. Receiver Propagation-Time Test Circuit and Voltage Waveforms



TEST CIRCUIT



VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.  
 B. The pulse generator has the following characteristics:  $PRR \leq 1\text{MHz}$ , 50% duty cycle,  $Z_O = 50\ \Omega$ ,  $t_r \leq 6\text{ns}$ ,  $t_f \leq 6\text{ns}$ .

图 6-8. Receiver Output Enable- and Disable-Time Test Circuit and Voltage Waveforms

## 7 Detailed Description

### 7.1 Device Functional Modes

表 7-1. SN751177, SN751178 Functional Table (Each Driver)

INPUT D <sup>(1)</sup>	ENABLE DE	OUTPUTS	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)

表 7-2. SN751177 Functional Table (Each Receiver)


DIFFERENTIAL INPUTS A - B	ENABLE RE	OUTPUT R <sup>(1)</sup>
$V_{ID} \geq 0.2V$	L	H
$-0.2V < V_{ID} < 0.2V$	L	?
$V_{ID} \leq -0.2V$	L	L
X	H	Z
Open	L	H

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

表 7-3. SN751178 Functional Table (Each Receiver)


DIFFERENTIAL INPUTS A - B	OUTPUT R <sup>(1)</sup>
$V_{ID} \geq 0.2V$	H
$-0.2V < V_{ID} < 0.2V$	?
$V_{ID} \leq -0.2V$	L

(1) H = high level, L = low level, ? = indeterminate



A. All resistor values are nominal.

图 7-1. Schematics of Inputs



A. All resistor values are nominal.

图 7-2. Schematics of Outputs

## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 Documentation Support

#### 8.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

#### 8.3 支持资源

TI E2E™ [中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

#### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 8.6 术语表

##### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision D (May 1999) to Revision E (February 2024)	Page
• 更改了整个文档中的表格、图和交叉参考的编号格式.....	1

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN751177N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-20 to 85	SN751177N	<a href="#">Samples</a>
SN751177NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-20 to 85	SN751177	<a href="#">Samples</a>
SN751177NSRE4	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-20 to 85	SN751177	<a href="#">Samples</a>
SN751178N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-20 to 85	SN751178N	<a href="#">Samples</a>
SN751178NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-20 to 85	SN751178	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN751177NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN751178NSR	SO	NS	16	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN751177NSR	SO	NS	16	2000	356.0	356.0	35.0
SN751178NSR	SO	NS	16	2000	356.0	356.0	35.0

**TUBE**


\*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN751177N	N	PDIP	16	25	506	13.97	11230	4.32
SN751177N	N	PDIP	16	25	506	13.97	11230	4.32
SN751178N	N	PDIP	16	25	506	13.97	11230	4.32
SN751178N	N	PDIP	16	25	506	13.97	11230	4.32

## MECHANICAL DATA

**NS (R-PDSO-G\*\*)**

**PLASTIC SMALL-OUTLINE PACKAGE**

**14-PINS SHOWN**




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - (C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - (D) The 20 pin end lead shoulder width is a vendor option, either half or full width.




# PACKAGE OUTLINE

## NS0016A

### SOP - 2.00 mm max height

SOP



4220735/A 12/2021

#### NOTES:



- All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

# EXAMPLE BOARD LAYOUT

NS0016A

SOP - 2.00 mm max height

SOP



4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024，德州仪器 (TI) 公司