
SCBS713C - MARCH 1998 - REVISED APRIL 1999

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- **Support Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- **Support Unregulated Battery Operation** Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown **Resistors**
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic Shrink** Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

# SN54LVTH16835 . . . WD PACKAGE SN74LVTH16835... DGG OR DL PACKAGE



NC - No internal connection

### description

The 'LVTH16835 devices are 18-bit universal bus drivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow from A to Y is controlled by the output-enable (OE) input. These devices operate in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of the clock. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated



# SN54LVTH16835, SN74LVTH16835 3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS WITH 3-STATE OUTPUTS

SCBS713C - MARCH 1998 - REVISED APRIL 1999

### description (continued)

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16835 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVTH16835 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

### **FUNCTION TABLE**


|    | INP | UTS        |   | OUTPUT           |
|----|-----|------------|---|------------------|
| OE | LE  | CLK        | Α | Y                |
| Н  | Х   | Х          | Χ | Z                |
| L  | Н   | Χ          | L | L                |
| L  | Н   | X          | Н | Н                |
| L  | L   | $\uparrow$ | L | L                |
| L  | L   | $\uparrow$ | Н | Н                |
| L  | L   | Н          | Χ | Y <sub>0</sub> † |
| L  | L   | L          | Χ | Y <sub>0</sub> ‡ |

<sup>†</sup> Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low




<sup>&</sup>lt;sup>‡</sup> Output level before the indicated steady-state input conditions were established

# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





# SN54LVTH16835, SN74LVTH16835 3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS WITH 3-STATE OUTPUTS

SCBS713C - MARCH 1998 - REVISED APRIL 1999

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V <sub>CC</sub>   | 0.5 V to 4.6 V                             |
|---|--|
| Input voltage range, V <sub>I</sub> (see Note 1)                                      |  |
| Voltage range applied to any output in the high-impedance                             |  |
| or power-off state, V <sub>O</sub> (see Note 1)                                       | –0.5 V to 7 V                              |
| Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)    | $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Current into any output in the low state, I <sub>O</sub> : SN54LVTH16835              | 96 mA                                      |
| SN74LVTH16835   | 128 mA                                     |
| Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH16835 | 48 mA                                      |
| SN74LVTH16835   | 64 mA                                      |
| Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)                             | –50 mA                                     |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ )  | –50 mA                                     |
| Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package                  | 81°C/W                                     |
| DL package  | 74°C/W                                     |
| Storage temperature range, T <sub>stq</sub>   | –65°C to 150°C                             |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

|                     |                                    |                 | SN54LVTI | H16835 | SN74LVTI | H16835 | UNIT |
|---------------------|------------------------------------|-----------------|----------|--------|----------|--------|------|
|                     |                                    |                 | MIN      | MAX    | MIN      | MAX    | UNII |
| Vcc                 | Supply voltage                     |                 | 2.7      | 3.6    | 2.7      | 3.6    | V    |
| VIH                 | High-level input voltage           | 2               | 3        | 2      |          | V      |      |
| V <sub>IL</sub>     | Low-level input voltage            |                 | 0.8      |        | 0.8      | V      |      |
| ٧ <sub>I</sub>      | Input voltage                      | 4               | 5.5      |        | 5.5      | V      |      |
| loh                 | High-level output current          |                 | 1        | -24    |          | -32    | mA   |
| loL                 | Low-level output current           |                 | 2        | 48     |          | 64     | mA   |
| Δt/Δν               | Input transition rise or fall rate | Outputs enabled | 70,      | 10     |          | 10     | ns/V |
| Δt/ΔV <sub>CC</sub> | Power-up ramp rate                 |                 | 200      |        | 200      |        | μs/V |
| T <sub>A</sub>      | Operating free-air temperature     |                 | -55      | 125    | -40      | 85     | °C   |

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS713C - MARCH 1998 - REVISED APRIL 1999

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER            |                | TEST C   | ONDITIONS                             | SN5                | 4LVTH16 | 835        | SN74LVTH16835      |      |            | UNIT |  |  |  |
|----------------------|----------------|--|---------------------------------------|--------------------|---------|------------|--------------------|------|------------|------|--|--|--|
| PARA                 | AWEIER         | lesi co  | ONDITIONS                             | MIN                | TYP†    | MAX        | MIN                | TYP† | MAX        | UNII |  |  |  |
| VIK                  |                | $V_{CC} = 2.7 \text{ V},$  | I <sub>I</sub> = -18 mA               |                    |         | -1.2       |                    |      | -1.2       | V    |  |  |  |
|                      |                | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$                                  | I <sub>OH</sub> = -100 μA             | V <sub>CC</sub> -0 | .2      |            | V <sub>CC</sub> -0 | .2   |            |      |  |  |  |
| Vон                  |                | $V_{CC} = 2.7 \text{ V},$  | I <sub>OH</sub> = -8 mA               | 2.4                |         |            | 2.4                |      |            | V    |  |  |  |
| vОН                  |                | V <sub>CC</sub> = 3 V  | $I_{OH} = -24 \text{ mA}$             | 2                  |         |            |                    |      |            | v    |  |  |  |
|                      |                | VCC = 3 V  | $I_{OH} = -32 \text{ mA}$             |                    |         |            | 2                  |      |            |      |  |  |  |
|                      |                | V <sub>CC</sub> = 2.7 V  | $I_{OL} = 100  \mu A$                 |                    |         | 0.2        |                    |      | 0.2        |      |  |  |  |
|                      |                | VCC = 2.7 V  | $I_{OL} = 24 \text{ mA}$              |                    |         | 0.5        |                    |      | 0.5        |      |  |  |  |
| VoL                  |                |  | I <sub>OL</sub> = 16 mA               |                    |         | 0.4        |                    |      | 0.4        | V    |  |  |  |
| VOL                  |                | V <sub>CC</sub> = 3 V  | $I_{OL} = 32 \text{ mA}$              |                    |         | 0.5        |                    |      | 0.5        | v    |  |  |  |
|                      | VCC = 3 V      | $I_{OL} = 48 \text{ mA}$   |                                       |                    | 0.55    |            |                    |      |            |      |  |  |  |
|                      |                |  | $I_{OL} = 64 \text{ mA}$              |                    |         |            |                    |      |            |      |  |  |  |
|                      | Control inputs | $V_{CC} = 0 \text{ or } 3.6 \text{ V},$                                      | V <sub>I</sub> = 5.5 V                |                    |         | 10         |                    |      | 10         |      |  |  |  |
|                      | Control inputs | $V_{CC} = 3.6 \text{ V},$  | $V_I = V_{CC}$ or GND                 |                    |         | ±1         |                    |      | ±1         |      |  |  |  |
| lj .                 |                | V <sub>CC</sub> = 3.6 V  | AI = ACC                              |                    | S       | 1          |                    |      | 1          | μΑ   |  |  |  |
|                      | A inputs       |  | V <sub>I</sub> = 5.5 V                |                    | Q       | 10         |                    |      | 10         | _    |  |  |  |
|                      |                |  | V <sub>I</sub> = 0                    |                    | 5       | <b>-</b> 5 |                    |      | <b>–</b> 5 |      |  |  |  |
| l <sub>off</sub>     |                | $V_{CC} = 0$ ,   | $V_I$ or $V_O = 0$ to 4.5 $V$         | 4                  | 2       |            |                    |      | ±100       | μΑ   |  |  |  |
|                      |                | V <sub>CC</sub> = 3 V  | V <sub>I</sub> = 0.8 V                | 75                 | )       |            | 75                 |      |            |      |  |  |  |
| l <sub>l(hold)</sub> | A inputs       | VCC = 3 V  | V <sub>I</sub> = 2 V                  | <del>-7</del> 5    |         | -75        | <del>-7</del> 5    |      | μΑ         |      |  |  |  |
|                      |                | $V_{CC} = 3.6 V^{\ddagger}$ ,  | $V_{ } = 0 \text{ to } 3.6 \text{ V}$ |                    |         |            | ±500               |      |            |      |  |  |  |
| lozh                 |                | $V_{CC} = 3.6 \text{ V},$  | V <sub>O</sub> = 3 V                  |                    |         | 5          |                    |      | 5          | μΑ   |  |  |  |
| I <sub>OZL</sub>     |                | $V_{CC} = 3.6 \text{ V},$  | V <sub>O</sub> = 0.5 V                |                    |         | -5         |                    |      | <b>–</b> 5 | μΑ   |  |  |  |
| IOZPU                |                | $\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$                                | 0.5 V to 3 V,                         |                    |         | ±100*      |                    |      | ±100       | μΑ   |  |  |  |
| lozpd                |                | $\frac{V_{CC}}{OE}$ = 1.5 V to 0, $V_{O}$ = $\frac{V_{CC}}{OE}$ = don't care | 0.5 V to 3 V,                         |                    |         | ±100*      |                    |      | ±100       | μΑ   |  |  |  |
|                      |                | V <sub>CC</sub> = 3.6 V,   | Outputs high                          |                    |         | 0.19       |                    |      | 0.19       |      |  |  |  |
| ICC                  |                | $I_{O} = 0$ ,  | Outputs low                           |                    |         | 5          |                    |      | 5          | mA   |  |  |  |
|                      |                | $V_I = V_{CC}$ or GND  | Outputs disabled                      | 0.19               |         |            |                    |      | 0.19       |      |  |  |  |
| ΔICC§                |                | $V_{CC} = 3 \text{ V to } 3.6 \text{ V, One}$<br>Other inputs at $V_{CC}$ or |                                       |                    |         | 0.2        |                    |      | 0.2        | mA   |  |  |  |
| C                    |                | V <sub>I</sub> = 3 V or 0  |                                       |                    | 3.5     |            |                    | 3.5  |            | pF   |  |  |  |
| Ci                   |                |  | (O = 3 V or 0                         |                    |         |            |                    |      |            |      |  |  |  |

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

# SN54LVTH16835, SN74LVTH16835 3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS WITH 3-STATE OUTPUTS

SCBS713C - MARCH 1998 - REVISED APRIL 1999

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

|                 |                 |                  |          |                   |     | ГН16835           |       | 5                 | N74LV | ГН16835           |       |      |
|-----------------|-----------------|------------------|----------|-------------------|-----|-------------------|-------|-------------------|-------|-------------------|-------|------|
|                 |                 |                  |          | V <sub>CC</sub> = |     | V <sub>CC</sub> = | 2.7 V | V <sub>CC</sub> = |       | V <sub>CC</sub> = | 2.7 V | UNIT |
|                 |                 |                  |          | MIN               | MAX | MIN               | MAX   | MIN               | MAX   | MIN               | MAX   |      |
| fclock          | Clock frequency |                  |          |                   | 150 |                   | 150   |                   | 150   |                   | 150   | MHz  |
|                 | Pulse duration  | LE high          | 3.3      |                   | 3.3 |                   | 3.3   |                   | 3.3   |                   | ns    |      |
| t <sub>W</sub>  | Fuise duration  | CLK high or low  | 3.3      |                   | 3.3 |                   | 3.3   |                   | 3.3   |                   | 115   |      |
|                 |                 | Data before CLK↑ |          | 2.2               |     | 2.5               |       | 2.1               |       | 2.4               |       |      |
| t <sub>su</sub> | Setup time      | Data before LE↓  | CLK high | 2.5               | Ć,  | 1.7               |       | 2.3               |       | 1.5               |       | ns   |
|                 |                 | Data before LEV  | CLK low  | 1.5               | 200 | 0.5               |       | 1.5               |       | 0.5               |       |      |
| <b>.</b>        | Hold time       | Data after CLK↑  |          | 1                 | 720 | 0                 |       | 1                 |       | 0                 |       | 20   |
| th th           | Hold tillle     | Data after LE↓   |          | 0.8               |     | 0.8               |       | 0.8               |       | 0.8               |       | ns   |

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


|                  |                 |                |                   | SN54LV     | ГН16835 |       |     | SN74                | LVTH16 | 6835  |       |      |    |
|------------------|-----------------|----------------|-------------------|------------|---------|-------|-----|---------------------|--------|-------|-------|------|----|
| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = |            | VCC =   | 2.7 V |     | CC = 3.3<br>± 0.3 V | V      | VCC = | 2.7 V | UNIT |    |
|                  |                 |                | MIN               | MAX        | MIN     | MAX   | MIN | TYP <sup>†</sup>    | MAX    | MIN   | MAX   |      |    |
| f <sub>max</sub> |                 |                | 150               |            | 150     |       | 150 |                     |        | 150   |       | MHz  |    |
| t <sub>PLH</sub> | A               | Y              | 1.2               | 3.9        |         | 4.3   | 1.3 | 2.6                 | 3.7    |       | 4     | ns   |    |
| t <sub>PHL</sub> |                 | '              | 1.2               | 3.9        | 2       | 4.3   | 1.3 | 2.4                 | 3.7    |       | 4     | 115  |    |
| t <sub>PLH</sub> |                 | LE             | Y                 | 1.4        | 5.3     | N.    | 5.9 | 1.5                 | 3.2    | 5.1   |       | 5.7  | ns |
| <sup>t</sup> PHL | LE              | Ť              | 1.4               | 5.3        | 74      | 5.9   | 1.5 | 3.3                 | 5.1    |       | 5.7   | 115  |    |
| t <sub>PLH</sub> | CLK             | Y              | 1.4               | 5.3        |         | 5.9   | 1.5 | 3.5                 | 5.1    |       | 5.7   | ns   |    |
| t <sub>PHL</sub> | CLK             | ī              | 1.4               | 5.3        |         | 5.9   | 1.5 | 3.4                 | 5.1    |       | 5.7   | 115  |    |
| <sup>t</sup> PZH | ŌĒ              | V              | 1.2               | <b>O</b> 5 |         | 5.9   | 1.3 | 2.9                 | 4.6    |       | 5.5   | 20   |    |
| t <sub>PZL</sub> |                 | Y              | 1.2               | 5          |         | 5.9   | 1.3 | 3                   | 4.6    |       | 5.5   | ns   |    |
| t <sub>PHZ</sub> | ŌĒ              | Y              | 1.6               | 6          |         | 6.5   | 1.7 | 4.2                 | 5.8    |       | 6.3   | ns   |    |
| t <sub>PLZ</sub> |                 | 1              | 1.6               | 6          |         | 6.5   | 1.7 | 3.7                 | 5.8    |       | 6.3   | 115  |    |

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



SCBS713C - MARCH 1998 - REVISED APRIL 1999

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq 2.5 \ ns$ ,  $t_f \leq 2.5 \ ns$ .
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

### PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package   Pins   | Package qty   Carrier | <b>RoHS</b> (3) | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|------------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|------------------|
| SN74LVTH16835DGGR     | Active     | Production    | TSSOP (DGG)   56 | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | LVTH16835        |
| SN74LVTH16835DGGR.B   | Active     | Production    | TSSOP (DGG)   56 | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | LVTH16835        |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

| Device            |       | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------------|-------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVTH16835DGGR | TSSOP | DGG                | 56 | 2000 | 330.0                    | 24.4                     | 8.9        | 14.7       | 1.4        | 12.0       | 24.0      | Q1               |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




### \*All dimensions are nominal

| Γ | Device            | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Г | SN74LVTH16835DGGR | TSSOP        | DGG             | 56   | 2000 | 356.0       | 356.0      | 45.0        |



SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025