
SCBS698G - JULY 1997 - REVISED MAY 2004

- Members of the Texas Instruments
   Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flowthrough Architecture Optimizes PCB Lavout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### description/ordering information

The 'LVTH16646 devices are 16-bit bus transceivers and registers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

#### SN54LVTH16646 . . . WD PACKAGE SN74LVTH16646 . . . DGG OR DL PACKAGE (TOP VIEW)



#### **ORDERING INFORMATION**

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	CCOD DI	Tube	SN74LVTH16646DL	1.\/T1.14.00.40
-40°C to 85°C	SSOP – DL	Tape and reel	SN74LVTH16646DLR	LVTH16646
	TSSOP – DGG	Tape and reel	SN74LVTH16646DGGR	LVTH16646
-55°C to 125°C	CFP – WD	Tube	SNJ54LVTH16646WD	SNJ54LVTH16646WD

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



SCBS698G - JULY 1997 - REVISED MAY 2004

#### description/ordering information (continued)

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH16646 devices.

Output-enable  $(\overline{OE})$  and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode  $(\overline{OE})$  high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### **FUNCTION TABLE**

		INP	UTS			DAT	A I/O	ODED ATION OD EUNOTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	1	Х	Х	Χ	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>
X	X	Χ	$\uparrow$	X	Χ	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
Н	Х	1	<b>↑</b>	Х	Χ	Input	Input	Store A and B data
Н	Χ	H or L	H or L	X	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to bus

<sup>†</sup> The data-output functions can be enabled or disabled by various signals at  $\overline{\text{OE}}$  or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SCBS698G - JULY 1997 - REVISED MAY 2004





Figure 1. Bus-Management Functions



SCBS698G - JULY 1997 - REVISED MAY 2004

## logic diagram (positive logic)





To Seven Other Channels

SCBS698G - JULY 1997 - REVISED MAY 2004

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Current into any output in the low state, IO: SN54LVTH16646	96 mA
SN74LVTH16646	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTH16646	48 mA
SN74LVTH16646	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 4)

			SN54LVTI	H16646	SN74LVT	H16646	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	3	2		V
V <sub>IL</sub>	Low-level input voltage			0.8		8.0	V
VI	Input voltage			5.5		5.5	V
loн	High-level output current		<i>.</i>	-24		-32	mA
lOL	Low-level output current		3	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	20	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCBS698G - JULY 1997 - REVISED MAY 2004

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN5	4LVTH1	6646	SN7	4LVTH16	6646	
PAR	RAMETER	TEST Co	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	VCC-0	.2		V <sub>CC</sub> -0	.2		
		$V_{CC} = 2.7 \text{ V},$	IOH = -8  mA	2.4			2.4			V
VOH		V 2 V	$I_{OH} = -24 \text{ mA}$	2						V
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2			
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	I <sub>OL</sub> = 100 μA			0.2			0.2	
		V <sub>CC</sub> = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5			0.5	
\/			I <sub>OL</sub> = 16 mA			0.4			0.4	V
VOL		\\\ 2 \\	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V
		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 48 mA			0.55				
			I <sub>OL</sub> = 64 mA			2			0.55	
	Control innute	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		Š	±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		2	10			10	
lį			V <sub>I</sub> = 5.5 V			20			20	μΑ
	A or B ports‡	V <sub>CC</sub> = 3.6 V	VI = VCC		3	1			1	
			V <sub>I</sub> = 0	, C	5	-5			-5	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$	Q					±100	μΑ
		\\\\\\\	V <sub>I</sub> = 0.8 V	75			75			
l(hold)	A or B ports	VCC = 3 V	V <sub>I</sub> = 2 V	-75			-75			μΑ
		$V_{CC} = 3.6 \text{ V}$ ,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						±500	
lozpu		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = \frac{V_{CC}}{OE} = 0$ don't care	0.5 V to 3 V,			±100*			±100	μΑ
lozpd		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, $V_{O}$ = $\frac{V_{CC}}{OE}$ = don't care	0.5 V to 3 V,			±100*			±100	μА
			Outputs high			0.19			0.19	
ICC		$V_{CC} = 3.6 \text{ V}, I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low			5			5	mA
		Al = ACC OL QIAD	Outputs disabled			0.19			0.19	
ΔICC¶		V <sub>CC</sub> = 3 V to 3.6 V, On Other inputs at V <sub>CC</sub> or			_	0.2		_	0.2	mA
Ci	$V_{l} = 3 \text{ V or } 0$				4			4		pF
C <sub>io</sub>		V <sub>O</sub> = 3 V or 0			10			10		pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_{A}$  = 25°C. ‡ Unused pins at  $V_{CC}$  or GND

<sup>§</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

SCBS698G - JULY 1997 - REVISED MAY 2004

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LV	ГН16646		,	SN74LV	TH16646		
			V <sub>CC</sub> =		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> =		V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			150		150		150		150	MHz
t <sub>W</sub>	Pulse duration, CLK high or low		3.3		3.3		3.3		3.3		ns
	Setup time,	Data high	1.2	_0	1.5		1.2		1.5		
t <sub>su</sub>	A or B before CLKAB↑ or CLKBA↑	Data low	2	o Par	2.8		2		2.8		ns
4.	Hold time,	Data high	0.5	.64.	0		0.5		0		20
th	A or B after CLKAB↑ or CLKBA↑	Data low	0.5		0.5		0.5		0.5		ns

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 2)


				SN54LV	ГН16646			SN74	LVTH1	6646		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =		VCC =	2.7 V		C = 3.3 ± 0.3 V	V	VCC =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150			150		MHz
<sup>t</sup> PLH	CLKBA or	A or D	1.3	4.5		5	1.3	2.8	4.2		4.7	20
t <sub>PHL</sub>	CLKAB	A or B	1.3	4.5		5	1.3	2.8	4.2		4.7	ns
t <sub>PLH</sub>	A == D	D A	1	3.6		4.1	1	2.4	3.4		3.9	
t <sub>PHL</sub>	A or B	B or A	1	3.6	4	4.1	1	2.1	3.4		3.9	ns
t <sub>PLH</sub>	CDA or CART	A D	1	4.7	1/2	5.6	1	2.8	4.5		5.4	
t <sub>PHL</sub>	SBA or SAB‡	A or B	1	4.7	Q'	5.6	1	3	4.5		5.4	ns
<sup>t</sup> PZH	ŌĒ	A D	1	4.5		5.4	1	2.5	4.3		5.2	
tPZL	OE	A or B	1	4.5		5.4	1	2.6	4.3		5.2	ns
t <sub>PHZ</sub>	ŌE	A D	2	5.8		6.3	2	4	5.6		6.1	
t <sub>PLZ</sub>	OE	A or B	2	5.6		6.3	2	3.6	5.4		6.1	ns
<sup>t</sup> PZH	55	A D	1	4.6		5.5	1	3	4.4		5.3	
tPZL	DIR	A or B	1	4.6		5.5	1	3	4.4		5.3	ns
t <sub>PHZ</sub>	DID	A == D	1.5	6		7.1	1.5	3.9	5.7		6.8	
tPLZ	DIR	A or B	1.5	5.5		6	1.5	3.6	5.2		5.7	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.

SCBS698G - JULY 1997 - REVISED MAY 2004

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
74LVTH16646DGGRG4	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16646
74LVTH16646DGGRG4.B	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16646
SN74LVTH16646DGGR	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16646
SN74LVTH16646DGGR.B	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16646
SN74LVTH16646DL	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16646
SN74LVTH16646DL.B	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16646
SN74LVTH16646DLG4	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16646
SN74LVTH16646DLG4.B	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16646
SN74LVTH16646DLR	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16646
SN74LVTH16646DLR.B	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16646

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025


and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVTH16646DGGRG4	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
SN74LVTH16646DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
SN74LVTH16646DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVTH16646DGGRG4	TSSOP	DGG	56	2000	356.0	356.0	45.0
SN74LVTH16646DGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0
SN74LVTH16646DLR	SSOP	DL	56	1000	356.0	356.0	53.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVTH16646DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74LVTH16646DL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74LVTH16646DLG4	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74LVTH16646DLG4.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

## DL (R-PDSO-G56)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025