

## SN74LVC1G79 单路正缘触发 D 型触发器

### 1 特性

- 采用德州仪器 (TI) 的 NanoFree™ 封装
- 锁断性能超过 100mA, 符合 JESD 78 II 类规范的要求
- 静电放电 (ESD) 保护性能超过 JESD 22 规范的要求
  - 2000V 人体放电模型 (A114-A)
  - 200V 机器放电模式 (A115-A)
  - 1000V 组件充电模式 (C101)
- 支持 5V V<sub>CC</sub> 运行
- 输入接受的电压达到高达 5.5V
- 支持向下转换到 V<sub>CC</sub>
- 3.3V 和 50pF 负载下最大 t<sub>pd</sub> 为 6ns
- 低功耗, 10μA 最大 I<sub>CC</sub>
- 电压为 3.3V 时, 输出驱动为 ±24mA
- I<sub>off</sub> 支持部分断电模式和后驱动保护

### 2 应用

- 测试和测量
- 企业交换
- 电信基础设施
- 个人电子产品
- 白色家电

### 3 说明

SN74LVC1G79 器件是一种的单路正缘触发 D 型触发器, 专门为 1.65V 到 5.5V V<sub>CC</sub> 操作而设计。

当数据输入 (D) 处的数据满足设置时间要求时, 将该数据传输到时钟脉冲正向缘上的 Q 输出。时钟触发出现在一个特定电压电平上, 并且不与时钟脉冲的上升时间直接相关。经过保持时间间隔后, 可以更改 D 输入处的数据而不影响输出处的电平。

NanoFree™ 封装技术是 IC 封装概念的一项重大突破, 它将硅晶片用作封装。


该器件完全适用于使用 I<sub>off</sub> 的局部掉电应用。当器件断电时, I<sub>off</sub> 电路将会禁用输出。这会抑制电流反流到器件中, 从而防止损坏器件。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸
SN74LVC1G79DBV	SOT-23 (5)	2.90mm × 1.60mm
SN74LVC1G79DCK	SC70 (5)	2.00mm × 1.25mm
SN74LVC1G79DRL	SOT (5)	1.60mm × 1.20mm
SN74LVC1G79YZP	DSBGA (5)	1.14mm × 0.91mm

(1) 要了解所有可用封装, 请参见数据表末尾的可订购产品附录。

逻辑图 (正逻辑)



Copyright © 2017, Texas Instruments Incorporated



## 目录

<b>1</b>	特性 .....	<b>1</b>	<b>7</b>	<b>Parameter Measurement Information</b> .....	<b>9</b>
<b>2</b>	应用 .....	<b>1</b>	<b>8</b>	<b>Detailed Description</b> .....	<b>11</b>
<b>3</b>	说明 .....	<b>1</b>	8.1	Overview .....	11
<b>4</b>	修订历史记录 .....	<b>2</b>	8.2	Functional Block Diagram .....	11
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	8.3	Feature Description .....	11
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	8.4	Device Functional Modes .....	12
6.1	Absolute Maximum Ratings .....	4	<b>9</b>	<b>Application and Implementation</b> .....	<b>13</b>
6.2	ESD Ratings .....	4	9.1	Application Information .....	13
6.3	Recommended Operating Conditions .....	5	9.2	Typical Application .....	13
6.4	Thermal Information .....	5	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>14</b>
6.5	Electrical Characteristics .....	6	<b>11</b>	<b>Layout</b> .....	<b>14</b>
6.6	Timing Requirements: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ .....	6	11.1	Layout Guidelines .....	14
6.7	Timing Requirements: $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ .....	6	11.2	Layout Example .....	14
6.8	Switching Characteristics: $C_L = 15\text{ pF}$ , $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ .....	7	<b>12</b>	<b>器件和文档支持</b> .....	<b>15</b>
6.9	Switching Characteristics: $C_L = 30$ or $50\text{ pF}$ , $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ .....	7	12.1	文档支持 .....	15
6.10	Switching Characteristics: $C_L = 30\text{ pF}$ or $50\text{ pF}$ , $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ .....	7	12.2	接收文档更新通知 .....	15
6.11	Operating Characteristics .....	7	12.3	社区资源 .....	15
6.12	Typical Characteristics .....	8	12.4	商标 .....	15
			12.5	静电放电警告 .....	15
			12.6	Glossary .....	15
			<b>13</b>	<b>机械、封装和可订购信息</b> .....	<b>15</b>




## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。


<b>Changes from Revision T (December 2013) to Revision U</b>	<b>Page</b>
• 已添加 器件信息表、ESD 额定值表、热性能信息表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分 .....	1
• Changed thermal information to align with JEDEC standards. ....	5

<b>Changes from Revision S (November 2007) to Revision T</b>	<b>Page</b>
• 将文档更新为了新的 TI 数据表格式。 .....	1
• 删除了订购信息表。 .....	1
• 更新了 $I_{off}$ 特性。 .....	1
• Updated operating temperature range. ....	5
• 添加了 ESD 警告。 .....	15

## 5 Pin Configuration and Functions



**YZP Package  
5-Pin DSBGA  
Bottom View**



See mechanical drawings for dimensions.

### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	DBV, DCK, DRL	YZP		
D	1	A1	I	Data input
CLK	2	B1	I	Positive-Edge-Triggered Clock input
GND	3	C1	—	Ground
Q	4	C2	O	Non-inverted output
V <sub>CC</sub>	5	A2	—	Positive Supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5	6.5	V
V <sub>I</sub>	Input voltage <sup>(2)</sup>	-0.5	6.5	V
V <sub>O</sub>	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>	-0.5	6.5	V
V <sub>O</sub>	Voltage range applied to any output in the high or low state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0	-50	mA
I <sub>O</sub>	Continuous output current		±50	mA
	Continuous current through V <sub>CC</sub> or GND		±100	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C
T <sub>J</sub>	Junction temperature		150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000
		Machine Model (MM), A115-A	200

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

 over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	Operating	1.65	5.5	V
		Data retention only	1.5		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		
		V <sub>CC</sub> = 3 V to 3.6 V	2		
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7 × V <sub>CC</sub>		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.35 × V <sub>CC</sub>		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7		
		V <sub>CC</sub> = 3 V to 3.6 V	0.8		
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.3 × V <sub>CC</sub>		
V <sub>I</sub>	Input voltage	0	5.5	V	
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 1.65 V	–4		mA
		V <sub>CC</sub> = 2.3 V	–8		
		V <sub>CC</sub> = 3 V	–16		
			–24		
		V <sub>CC</sub> = 4.5 V	–32		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.65 V	4		mA
		V <sub>CC</sub> = 2.3 V	8		
		V <sub>CC</sub> = 3 V	16		
			24		
		V <sub>CC</sub> = 4.5 V	32		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V	20		ns/V
		V <sub>CC</sub> = 3.3 V ± 0.3 V	10		
		V <sub>CC</sub> = 5 V ± 0.5 V	5		
T <sub>A</sub>	Operating free-air temperature	–40	125	°C	

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See [Implications of Slow or Floating CMOS Inputs](#), SCBA004.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	SN74LVC1G79				UNIT	
	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	YZP (DSBGA)		
	5 PINS	5 PINS	5 PINS	5 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	247.2	277.6	294.3	144.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	154.5	179.5	129.9	1.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	86.8	75.9	143.4	39.9	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	58.0	49.7	14.3	0.5	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	86.4	75.1	144.0	39.7	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = –40°C to +85°C			T <sub>A</sub> = –40°C to +125°C			UNIT
			MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = –100 μA	1.65 V to 5.5 V	V <sub>CC</sub> – 0.1			V <sub>CC</sub> – 0.1			V
	I <sub>OH</sub> = –4 mA	1.65 V	1.2			1.2			
	I <sub>OH</sub> = –8 mA	2.3 V	1.9			1.9			
	I <sub>OH</sub> = –16 mA	3 V	2.4			2.4			
	I <sub>OH</sub> = –24 mA		2.3			2.3			
	I <sub>OH</sub> = –32 mA	4.5 V	3.8			3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V				0.1			V
	I <sub>OL</sub> = 4 mA	1.65 V				0.45			
	I <sub>OL</sub> = 8 mA	2.3 V				0.3			
	I <sub>OL</sub> = 16 mA	3 V				0.4			
	I <sub>OL</sub> = 24 mA					0.55			
	I <sub>OL</sub> = 32 mA	4.5 V				0.55			
I <sub>I</sub>	All inputs	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±10			μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 5.5 V	0			±10			μA
I <sub>CC</sub>		V <sub>I</sub> = 5.5 V or GND, I <sub>O</sub> = 0	1.65 V to 5.5 V			10			μA
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 5.5 V			500			μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V			4			pF

 (1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

## 6.6 Timing Requirements: T<sub>A</sub> = –40°C to +85°C

over operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER		T <sub>A</sub> = –40°C to +85°C								UNIT	
		V <sub>CC</sub> = 1.8 ± 0.15 V		V <sub>CC</sub> = 2.5 ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V			
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency	160		160		160		160		MHz	
t <sub>w</sub>	Pulse duration, CLK high or low	2.5		2.5		2.5		2.5		ns	
t <sub>su</sub>	Setup time before CLK↑	Data high	2.2		1.4		1.3		1.2		ns
		Data low	2.6		1.4		1.3		1.2		
t <sub>h</sub>	Hold time, data after CLK↑	0.3		0.4		1		0.5		ns	

## 6.7 Timing Requirements: T<sub>A</sub> = –40°C to +125°C

over operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER		T <sub>A</sub> = –40°C to +125°C								UNIT	
		V <sub>CC</sub> = 1.8 ± 0.15 V		V <sub>CC</sub> = 2.5 ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V			
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency	160		160		160		160		MHz	
t <sub>w</sub>	Pulse duration, CLK high or low	2.5		2.5		2.5		2.5		ns	
t <sub>su</sub>	Setup time before CLK↑	Data high	2.2		1.4		1.3		1.2		ns
		Data low	2.6		1.4		1.3		1.2		
t <sub>h</sub>	Hold time, data after CLK↑	0.3		0.4		1		0.5		ns	

### 6.8 Switching Characteristics: $C_L = 15\text{ pF}$ , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

over recommended operating free-air temperature range,  $C_L = 15\text{ pF}$  (unless otherwise noted) (see [Figure 3](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$								UNIT
			$V_{CC} = 1.8\text{ V}$ $\pm 0.15\text{ V}$		$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		$V_{CC} = 5\text{ V}$ $\pm 0.5\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			160		160		160		160		MHz
$t_{\text{pd}}$	CLK	Q	2.5	9.1	1.2	6	1	4	0.8	3.8	ns

### 6.9 Switching Characteristics: $C_L = 30$ or $50\text{ pF}$ , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

over recommended operating free-air temperature range,  $C_L = 30\text{ pF}$  or  $50\text{ pF}$  (unless otherwise noted) (see [Figure 4](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$								UNIT
			$V_{CC} = 1.8\text{ V}$ $\pm 0.15\text{ V}$		$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		$V_{CC} = 5\text{ V}$ $\pm 0.5\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			160		160		160		160		MHz
$t_{\text{pd}}$	CLK	Q	3.9	9.9	2	7	1.7	5	1	4.5	ns

### 6.10 Switching Characteristics: $C_L = 30\text{ pF}$ or $50\text{ pF}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$

over recommended operating free-air temperature range,  $C_L = 30\text{ pF}$  or  $50\text{ pF}$  (unless otherwise noted) (see [Figure 4](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$								UNIT
			$V_{CC} = 1.8\text{ V}$ $\pm 0.15\text{ V}$		$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		$V_{CC} = 5\text{ V}$ $\pm 0.5\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			160		160		160		160		MHz
$t_{\text{pd}}$	CLK	Q	3.9	12	2	8.5	1.7	6	1	5	ns

### 6.11 Operating Characteristics

 $T_A = 25^\circ\text{C}$ 

PARAMETER	TEST CONDITIONS	$V_{CC} = 1.8\text{ V}$	$V_{CC} = 2.5\text{ V}$	$V_{CC} = 3.3\text{ V}$	$V_{CC} = 5\text{ V}$	UNIT	
		TYP	TYP	TYP	TYP		
$C_{\text{pd}}$	Power dissipation capacitance	f = 10 MHz	26	26	27	30	pF



# SN74LVC1G79

ZHCSG91U – APRIL 1999 – REVISED APRIL 2017


www.ti.com.cn

## 6.12 Typical Characteristics

This plot shows the different  $I_{CC}$  values for various voltages on the data input (D). Voltage sweep on the input is from 0 V to 6.5 V.







## 7 Parameter Measurement Information



LOAD CIRCUIT


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	INPUTS		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_{\Delta}$
	$V_i$	$t_i/t_r$					
$1.8\text{ V} \pm 0.15\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	1 M $\Omega$	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	1 M $\Omega$	0.15 V
$3.3\text{ V} \pm 0.3\text{ V}$	3 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	15 pF	1 M $\Omega$	0.3 V
$5\text{ V} \pm 0.5\text{ V}$	$V_{CC}$	$\leq 2.5\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	1 M $\Omega$	0.3 V







- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

**Parameter Measurement Information (continued)**

**LOAD CIRCUIT**

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	INPUTS		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_{\Delta}$
	$V_I$	$t_r/t_f$					
$1.8\text{ V} \pm 0.15\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	1 k $\Omega$	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	500 $\Omega$	0.15 V
$3.3\text{ V} \pm 0.3\text{ V}$	3 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V
$5\text{ V} \pm 0.5\text{ V}$	$V_{CC}$	$\leq 2.5\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 $\Omega$	0.3 V



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ .  
 D. The outputs are measured one at a time, with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{on}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.

**Figure 4. Load Circuit and Voltage Waveforms**




## Feature Description (continued)

### 8.3.3 Clamp Diodes

The inputs and outputs to this device have negative clamping diodes.

**CAUTION**

Voltages beyond the values specified in the [Absolute Maximum Ratings](#) table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



**Figure 6. Electrical Placement of Clamping Diodes for Each Input and Output**

### 8.3.4 Partial Power Down ( $I_{off}$ )

The inputs and outputs for this device enter a high impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input or output pin on the device is specified by  $I_{off}$  in the [Electrical Characteristics](#).

### 8.3.5 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the [Absolute Maximum Ratings](#).

## 8.4 Device Functional Modes

Table 1 lists the functional modes of SN74LVC1G79.

**Table 1. Function Table**

INPUTS		OUTPUT Y
CLK	D	
↑	H	H
↑	L	L
L	X	$Q_0$

## 9 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

A useful application for the SN74LVC1G79 is using it as a data latch with low-voltage data retention. This application implements the use of a microcontroller GPIO pin to act as a clock to set the output state and a second GPIO to provide the input data. If the SN74LVC1G79 is being powered from 1.8 V and there is concern that a power glitch could exist as low as 1.5 V, the device will retain the state of the Q output. An example of this data retention is shown in Figure 8 where the  $V_{CC}$  drops to 1.5 V and the Q output maintains the HIGH output state when  $V_{CC}$  returns to 1.8 V. If the  $V_{CC}$  voltage drops below 1.5 V, data retention is not guaranteed.

### 9.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 7. Low Voltage Data Retention With SN74LVC1G79

#### 9.2.1 Design Requirements

The SN74LVC1G79 device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits.

#### 9.2.2 Detailed Design Procedure

- Recommended input conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta v$  in [Recommended Operating Conditions](#).
  - For specified high and low levels, see  $V_{IH}$  and  $V_{IL}$  in [Recommended Operating Conditions](#).
  - Input voltages are recommended to not go below 0 V and not exceed 5.5 V for any  $V_{CC}$ . See [Recommended Operating Conditions](#).
- Recommended output conditions:
  - Load currents should not exceed  $\pm 50$  mA. See [Absolute Maximum Ratings](#).
  - Output voltages are recommended to not go below 0 V and not exceed the  $V_{CC}$  voltage. See [Recommended Operating Conditions](#).

## Typical Application (continued)

### 9.2.3 Application Curve




Figure 8. Data Retention With  $V_{CC}$  Glitch Down to 1.5 V

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in [Recommended Operating Conditions](#). A 0.1- $\mu\text{F}$  bypass capacitor is recommended to be connected from the VCC terminal to GND to prevent power disturbance. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1  $\mu\text{F}$  and 1  $\mu\text{F}$  are commonly used in parallel. The bypass capacitor must be installed as close to the power terminal as possible for best results.

## 11 Layout

### 11.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. [Figure 9](#) shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

### 11.2 Layout Example




Figure 9. Trace Example

## 12 器件和文档支持

### 12.1 文档支持

#### 12.1.1 相关文档

相关文档请参阅以下部分：

- 《慢速或浮点 CMOS 输入的影响》，SCBA004
- 《了解和解读标准逻辑器件数据表》，SZZA036
- 《计时器件的加电行为》，SCHA005

### 12.2 接收文档更新通知

如需接收文档更新通知，请访问 [www.ti.com.cn](http://www.ti.com.cn) 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 商标

NanoFree, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械封装、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本，请查阅左侧导航栏。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN74LVC1G79DBVR</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(C795, C79F, C79J, C79R)
SN74LVC1G79DBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C795, C79F, C79J, C79R)
SN74LVC1G79DBVR.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C795, C79F, C79J, C79R)
<a href="#">SN74LVC1G79DBVT</a>	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(C795, C79F, C79J, C79R)
SN74LVC1G79DBVT.B	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C795, C79F, C79J, C79R)
<a href="#">SN74LVC1G79DBVTG4</a>	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C79F
SN74LVC1G79DBVTG4.B	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C79F
<a href="#">SN74LVC1G79DCKR</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(CR5, CRF, CRJ, CR R)
SN74LVC1G79DCKR.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(CR5, CRF, CRJ, CR R)
SN74LVC1G79DCKR.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(CR5, CRF, CRJ, CR R)
<a href="#">SN74LVC1G79DCKRG4</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CR5
SN74LVC1G79DCKRG4.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CR5
<a href="#">SN74LVC1G79DCKT</a>	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(CR5, CRF, CRJ, CR R)
SN74LVC1G79DCKT.B	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(CR5, CRF, CRJ, CR R)
<a href="#">SN74LVC1G79DCKTG4</a>	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CR5
SN74LVC1G79DCKTG4.B	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CR5
<a href="#">SN74LVC1G79DRLR</a>	Active	Production	SOT-5X3 (DRL)   5	4000   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(CR7, CRR)
SN74LVC1G79DRLR.A	Active	Production	SOT-5X3 (DRL)   5	4000   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(CR7, CRR)
SN74LVC1G79DRLR.B	Active	Production	SOT-5X3 (DRL)   5	4000   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(CR7, CRR)
<a href="#">SN74LVC1G79YZPR</a>	Active	Production	DSBGA (YZP)   5	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(CR7, CRN)
SN74LVC1G79YZPR.B	Active	Production	DSBGA (YZP)   5	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(CR7, CRN)

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


#### OTHER QUALIFIED VERSIONS OF SN74LVC1G79 :

- Automotive : [SN74LVC1G79-Q1](#)
- Enhanced Product : [SN74LVC1G79-EP](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G79DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G79DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G79DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G79DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G79DCKR	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
SN74LVC1G79DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G79DCKT	SC70	DCK	5	250	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
SN74LVC1G79DCKTG4	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G79DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC1G79YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G79DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
SN74LVC1G79DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
SN74LVC1G79DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
SN74LVC1G79DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G79DCKR	SC70	DCK	5	3000	208.0	191.0	35.0
SN74LVC1G79DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G79DCKT	SC70	DCK	5	250	210.0	185.0	35.0
SN74LVC1G79DCKTG4	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G79DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0
SN74LVC1G79YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0




# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR





SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



4220753/E 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-293 Variation UAAD-1




# EXAMPLE STENCIL DESIGN

DRL0005A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X

4220753/E 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.




# EXAMPLE BOARD LAYOUT


YZP0005

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:40X



SOLDER MASK DETAILS  
NOT TO SCALE

4219492/A 05/2017

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YZP0005

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:40X

4219492/A 05/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.


# DCK0005A



# PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT


DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)


- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE: 18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月