







SN74LV367A

ZHCSRB4I - APRIL 1998 - REVISED MARCH 2023


SN74LV367A 具有三态输出的六路缓冲器和线路驱动器

1 应用

- 输出扩展
- LED 矩阵控制
- 7段显示控制

2 特性

- V_{CC} 工作电压范围为 2V 至 5.5V
- 5V 时 t_{od} 最大值为 7ns
- V_{OLP} (输出接地反弹)典型值 小于 0.8V (V_{CC} = 3.3V、T_A = 25°C 时)
- V_{OHV} (输出 V_{OH} 下冲)典型值 大于 2.3V (V_{CC} = 3.3V、 T_A = 25°C 时)
- 支持所有端口上的混合模式电压运行
- 闩锁性能超过 250mA, 符合 JESD 17 规范




3 说明

LV367A 器件是六路缓冲器和线路驱动器,旨在于 2V 至 5.5V V_{CC} 电压下运行。

封装信息(1)

器件型号	封装	封装尺寸(标称值)
	D (SOIC , 16)	9mm × 3.90mm
SN74LV367A	DGV (TVSOP , 16)	3.60mm × 4.40mm
31174LV307A	NS (SOP , 16)	10.20mm x 5.30mm
	PW (TSSOP , 16)	5.00mm x 4.40mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附



To One Other Channel

逻辑图(正逻辑)



Table of Contents

1 应用 1	8.1 Overview	10
	8.2 Functional Block Diagram	
7 3 说明 1	8.3 Feature Description	11
4 Revision History2	8.4 Device Functional Modes	12
5 Pin Configurations and Functions3	9 Application and Implementation	
6 Specifications4	9.1 Application Information	
6.1 Absolute Maximum Ratings4	9.2 Typical Application	
6.2 ESD Ratings4	9.3 Power Supply Recommendations	
6.3 Recommended Operating Conditions5	9.4 Layout	
6.4 Thermal Information5	10 Device and Documentation Support	
6.5 Electrical Characteristics6	10.1 Documentation Support	
6.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V7	10.2 Receiving Notification of Documentation Updates	
6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	10.3 Support Resources	
6.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	10.4 Trademarks	
6.9 Noise Characteristics7	10.5 Electrostatic Discharge Caution	
6.10 Operating Characteristics8	10.6 Glossary	15
6.11 Typical Characteristics8	11 Mechanical, Packaging, and Orderable	
7 Parameter Measurement Information9	Information	15
8 Detailed Description10		

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision H (December 2022) to Revision I (March 2023)	Page
• 从 <i>封装信息</i> 表中删除了 DB 封装并更新了文档的结构布局	1
• Updated thermal values for D package from R $^{\theta}$ JA = 73 to 107.7, all values in °C/W	5
Changes from Revision G (April 1998) to Revision H (December 2022)	Page
• 更新了整个文档中的表格、图和交叉参考的格式	1

Product Folder Links: SN74LV367A



5 Pin Configurations and Functions




图 5-1. D, DGV, NS, or PW Package (Top View)

表 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	1 OE	I	Output Enable 1
2	1A1	I	1A1 Input
3	1Y1	0	1Y1 Output
4	1A2	I	1A2 Input
5	1Y2	0	1Y2 Output
6	1A3	I	1A3 Input
7	1Y3	0	1Y3 Output
8	GND	_	Ground Pin
9	1Y4	0	1Y4 Output
10	1A4	I	1A4 Input
11	2Y1	0	2Y1 Output
12	2A1	I	2A1 Input
13	2Y2	0	2Y2 Output
14	2A2	I	2A2 Input
15	2 OE	I	Output Enable 2
16	V _{CC}	_	Power Pin

Product Folder Links: SN74LV367A



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range	Itage range (2) range applied to any output in the pedance or power-off state (2) roltage range applied in the high or low state (2) (3) range current $V_1 < 0$ roltamp current $V_0 < 0$ rous output current $V_0 = 0$ to V_{CC}				
VI	Input voltage range ⁽²⁾		- 0.5	7	V	
Vo	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		- 0.5	7	V	
Vo	Output voltage range applied in the high or low state ⁽²⁾ (3)	- 0.5	V _{CC} + 0.5	V		
I _{IK}	Input clamp current	V ₁ < 0		- 20	mA	
I _{OK}	Output clamp current	V _O < 0		- 50	mA	
Io	Continuous output current	$V_O = 0$ to V_{CC}		±35	mA	
	Continuous current through V _{CC} or GND			±70	mA	
T _{stg}	Storage temperature range		- 65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Machine Model (MM), per JEDEC specification	±200	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)	±1000	

¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5-V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
.,	Lligh lovel input valtage	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V
V _{IH}	Low-level input voltage Low-level input voltage Input voltage Output voltage High-level output current	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
		V _{CC} = 2 V		0.5	
.,	Low level input veltage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V
V_{IL}	Low-level Input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	V
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3	
VI	Input voltage		0	5.5	V
·	Output voltage	High or low state	0	V _{CC}	V
V _O		3-state	0	5.5	V
		V _{CC} = 2 V		- 50	μA
	High-level output current	V _{CC} = 2.3 V to 2.7 V		- 2	
I _{OH}		V _{CC} = 3 V to 3.6 V		- 8	mA
		V _{CC} = 4.5 V to 5.5 V		- 16	
		V _{CC} = 2 V		50	μA
		V _{CC} = 2.3 V to 2.7 V		2	
l _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		8	mA
		V _{CC} = 4.5 V to 5.5 V		16	
		V _{CC} = 2.3 V to 2.7 V		200	
Δ t / Δ v	Δ v Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature	1	- 40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*.

6.4 Thermal Information

			SN74LV367A					
	THERMAL METRIC(1)	D	D DGV NS		PW	UNIT		
		16 PINS	16 PINS	16 PINS	16 PINS			
Ī	R_{\thetaJA} Junction-to-ambient thermal resistance	107.7	120	64	131.2	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

English Data Sheet: SCLS398



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{cc}	SN	174LV367A		UNIT
PARAMETER	IESI	TEST CONDITIONS		MIN	TYP	MAX	UNII
	I _{OH} = -50 μA		2 V to 5.5 V	V _{CC} - 0.1			
N.	I _{OH} = -2 mA		2.3 V	2			V
V _{OH}	I _{OH} = -8 mA		3 V	2.48			V
	I _{OH} = - 16 mA		4.5	3.8			
	I _{OL} = 50 μA		2 V to 5.5 V			0.1	
V	I _{OL} = 2 mA		2.3 V		,	0.4	V
V _{OL}	I _{OL} = 8 mA		3 V			0.44	V
	I _{OL} = 16 mA		4.5 V			0.55	
I _I	V _I = 5.5 V or GND		0 to 5.5 V			±1	μΑ
I _{OZ}	V _O = V _{CC} or GND		5.5 V			±5	μΑ
I _{CC}	$V_I = V_{CC}$ or GND,	$V_I = V_{CC}$ or GND, $I_O = 0$				20	μΑ
I _{off}	V_{O} = or V_{O} = 0 to 5.5 V		0			5	μΑ
C _i	V _I = V _{CC} or GND		3.3 V		3		pF
Co	V _I = V _{CC} or GND		3.3 V		5.2		pF

Product Folder Links: SN74LV367A

6.6 Switching Characteristics, V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	T,	_A = 25°C		SN74LV367	١	UNIT
PARAWETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
t _{pd}	A	Y			6.4	12.7	1	16	
t _{en}	ŌĒ	Y	C _L = 15 pF		6.9	14.9	1	20	ns
t _{dis}	ŌĒ	Y			6.4	14.9	1	20	
t _{pd}	A	Y			8.6	17.5	1	21	
t _{en}	ŌĒ	Y	C = 50 pE		9.4	19.7	1	25	no
t _{dis}	ŌĒ	Y	$C_L = 50 \text{ pF}$		10.1	19.7	1	25	ns
t _{sk(o)}						2		2	

6.7 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	T _A	= 25°C		SN74LV367A		UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII
t _{pd}	A	Y			4.7	8.3	1	10	
t _{en}	ŌĒ	Y	C _L = 15 pF		5.1	10.5	1	12.5	ns
t _{dis}	ŌĒ	Y			4.9	10.5	1	12.5	
t _{pd}	A	Y			6.2	11.8	1	13.5	
t _{en}	ŌĒ	Y	C = 50 pE		6.8	14	1	16	ns
t _{dis}	ŌĒ	Y	C _L = 50 pF		7.3	13.6	1	15.5	115
t _{sk(o)}						1.5		1.5	

6.8 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	TA	= 25°C		SN74LV367A		UNIT
PARAMETER	(INPUT)	(INPUT) (OUTPUT) CAPACITAN	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII
t _{pd}	A	Y			3.6	5.9	1	7	
t _{en}	ŌĒ	Y	C _L = 15 pF		3.8	7.2	1	8.5	ns
t _{dis}	ŌĒ	Y			2.6	7.2	0	8.5	
t _{pd}	A	Y			4.5	7.9	1	9	
t _{en}	ŌĒ	Y	C = 50 pE		4.9	9.2	1	10.5	ns
t _{dis}	ŌĒ	Y	$C_L = 50 \text{ pF}$		4.5	9.2	0	10.5	1115
t _{sk(o)}						1		1	

6.9 Noise Characteristics

 $V_{CC} = 3.3 \text{ V}, C_1 = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

V _{CC} 0.0 V, O _L 00 p., I _A 20 C									
	PARAMETER	MIN	TYP	MAX	UNIT				
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.3	0.8	V				
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		- 0.3	- 0.8	V				
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3		V				
V _{IH(D)}	High-level dynamic input voltage	2.31			V				
V _{IL(D)}	Low-level dynamic input voltage			0.99	V				

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback




6.10 Operating Characteristics

T_A = 25°C

	PARAMETER	TEST C	ONDITIONS	V _{CC}	TYP	UNIT
<u> </u>	Power dissipation capacitance	$C_1 = 50 \text{ pF},$	f = 10 MHz	3.3 V	14.9	pF
Opd	i ower dissipation capacitance	С _L – 30 рг,	1 - 10 WILL	5 V	17.4	Pi


6.11 Typical Characteristics



Product Folder Links: SN74LV367A



7 Parameter Measurement Information



S1 at GND

(see Note B)

PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 $\,^{\Omega}$, $t_r \leq$ 3 ns,
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.

Output

- t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

VOLTAGE WAVEFORMS

图 7-1. Load Circuit and Voltage Waveforms

Product Folder Links: SN74LV367A

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

≈0 V

8 Detailed Description

8.1 Overview

The $^{\prime}$ LV367A devices are hex buffers and line drivers designed for 2 V to 5.5 V V_{CC} operation. These devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 'LV367A devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable ($1\overline{OE}$ and $2\overline{OE}$) inputs. When \overline{OE} is low, the device passes noninverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

8.2 Functional Block Diagram



图 8-1. Logic Diagram (Positive Logic)

Product Folder Links: SN74LV367A



8.3 Feature Description

8.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a 10-k Ω resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

8.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

8.3.3 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

8.3.4 Partial Power Down (I_{off})

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the I_{off} specification in the *Electrical Characteristics* table.

8.3.5 Clamp Diode Structure

图 8-2 shows the inputs and outputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

Product Folder Links: SN74LV367A

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback






图 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

表 8-1. Function Table (Each Buffer/ Driver)

INPL	OUTPUT	
ŌĒ	Α	Υ
L	Н	Н
L	L	L
Н	X	Z

Product Folder Links: SN74LV367A

English Data Sheet: SCLS398



9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The SN74LV367A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are 5 V tolerant allowing for down translation to V_{CC} .

9.2 Typical Application




图 9-1. Expanding IOs to Drive LEDs

9.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1 μ F and 1.0 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input

Product Folder Links: SN74LV367A

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense for the logic function or is more convenient.

9.4.2 Layout Example




图 9-2. Layout Example for the SN74LV367A

English Data Sheet: SCLS398



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV367A

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2022, 德州仪器 (TI) 公司

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN74LV367AD	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	LV367A
SN74LV367ADGVR	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A
SN74LV367ADGVR.A	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A
SN74LV367ADR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A
SN74LV367ADR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A
SN74LV367ANSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV367A
SN74LV367ANSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV367A
SN74LV367APWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(LV367A, T9044PW)
SN74LV367APWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LV367A, T9044PW)
SN74LV367APWT	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	LV367A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV367ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV367ADR	SOIC	D	16	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
SN74LV367ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV367ANSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74LV367APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV367APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 6-Nov-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV367ADGVR	TVSOP	DGV	16	2000	353.0	353.0	32.0
SN74LV367ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV367ADR	SOIC	D	16	2500	353.0	353.0	32.0
SN74LV367ANSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74LV367APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV367APWR	TSSOP	PW	16	2000	356.0	356.0	35.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SOP



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月